Changeset 19078dc6 in rtems


Ignore:
Timestamp:
Jul 23, 2015, 6:36:30 AM (4 years ago)
Author:
Sebastian Huber <sebastian.huber@…>
Branches:
master
Children:
08135c85
Parents:
e709aa85
Message:

doc: Add SMP section to CPU Arch Supplement

Location:
doc/cpu_supplement
Files:
20 edited

Legend:

Unmodified
Added
Removed
  • doc/cpu_supplement/arm.t

    re709aa85 r19078dc6  
    173173@end itemize
    174174
     175@section Symmetric Multiprocessing
     176
     177SMP is supported on ARMv7-A.  Available platforms are the Altera Cyclone V and
     178the Xilinx Zynq.
     179
    175180@section Thread-Local Storage
    176181
  • doc/cpu_supplement/avr.t

    re709aa85 r19078dc6  
    118118@end itemize
    119119
     120@section Symmetric Multiprocessing
     121
     122SMP is not supported.
     123
    120124@section Thread-Local Storage
    121125
  • doc/cpu_supplement/bfin.t

    re709aa85 r19078dc6  
    131131@end itemize
    132132
     133@section Symmetric Multiprocessing
     134
     135SMP is not supported.
     136
    133137@section Thread-Local Storage
    134138
  • doc/cpu_supplement/epiphany.t

    re709aa85 r19078dc6  
    7474@item executes an infinite loop to simulate a halt processor instruction.
    7575@end itemize
     76
     77@section Symmetric Multiprocessing
     78
     79SMP is not supported.
  • doc/cpu_supplement/general.t

    re709aa85 r19078dc6  
    344344In each of the architecture specific chapters, this describes the precise
    345345operations of the default CPU specific fatal error handler.
     346
     347@section Symmetric Multiprocessing
     348
     349This section contains information about the Symmetric Multiprocessing (SMP)
     350status of a particular architecture.
    346351
    347352@section Thread-Local Storage
  • doc/cpu_supplement/h8300.t

    re709aa85 r19078dc6  
    33@chapter Renesas H8/300 Specific Information
    44
     5@section Symmetric Multiprocessing
     6
     7SMP is not supported.
     8
    59@section Thread-Local Storage
    610
  • doc/cpu_supplement/i386.t

    re709aa85 r19078dc6  
    267267to halt the processor.
    268268
     269@section Symmetric Multiprocessing
     270
     271SMP is not supported.
     272
    269273@section Thread-Local Storage
    270274
  • doc/cpu_supplement/lm32.t

    re709aa85 r19078dc6  
    164164operations of the default CPU specific fatal error handler.
    165165
     166@section Symmetric Multiprocessing
     167
     168SMP is not supported.
     169
    166170@section Thread-Local Storage
    167171
  • doc/cpu_supplement/m32c.t

    re709aa85 r19078dc6  
    33@chapter Renesas M32C Specific Information
    44
     5@section Symmetric Multiprocessing
     6
     7SMP is not supported.
     8
    59@section Thread-Local Storage
    610
  • doc/cpu_supplement/m32r.t

    re709aa85 r19078dc6  
    33@chapter Renesas M32R Specific Information
    44
     5@section Symmetric Multiprocessing
     6
     7SMP is not supported.
     8
    59@section Thread-Local Storage
    610
  • doc/cpu_supplement/m68k.t

    re709aa85 r19078dc6  
    358358@code{stop} instruction to simulate a halt processor instruction.
    359359
     360@section Symmetric Multiprocessing
     361
     362SMP is not supported.
     363
    360364@section Thread-Local Storage
    361365
  • doc/cpu_supplement/microblaze.t

    re709aa85 r19078dc6  
    33@chapter Xilinx MicroBlaze Specific Information
    44
     5@section Symmetric Multiprocessing
     6
     7SMP is not supported.
     8
    59@section Thread-Local Storage
    610
  • doc/cpu_supplement/mips.t

    re709aa85 r19078dc6  
    123123@code{XXX} instruction to simulate a halt processor instruction.
    124124
     125@section Symmetric Multiprocessing
     126
     127SMP is not supported.
     128
    125129@section Thread-Local Storage
    126130
  • doc/cpu_supplement/nios2.t

    re709aa85 r19078dc6  
    33@chapter Altera Nios II Specific Information
    44
     5@section Symmetric Multiprocessing
     6
     7SMP is not supported.
     8
    59@section Thread-Local Storage
    610
  • doc/cpu_supplement/or1k.t

    re709aa85 r19078dc6  
    7575@item executes an infinite loop to simulate a halt processor instruction.
    7676@end itemize
     77
     78@section Symmetric Multiprocessing
     79
     80SMP is not supported.
  • doc/cpu_supplement/powerpc.t

    re709aa85 r19078dc6  
    658658@end itemize
    659659
     660@section Symmetric Multiprocessing
     661
     662SMP is supported.  Available platforms are the Freescale QorIQ P series (e.g.
     663P1020) and T series (e.g. T2080, T4240).
     664
    660665@section Thread-Local Storage
    661666
  • doc/cpu_supplement/sh.t

    re709aa85 r19078dc6  
    140140instruction to simulate a halt processor instruction.
    141141
     142@section Symmetric Multiprocessing
     143
     144SMP is not supported.
     145
    142146@section Thread-Local Storage
    143147
  • doc/cpu_supplement/sparc.t

    re709aa85 r19078dc6  
    970970hand over control to the debugger, simulator, etc.
    971971
     972@section Symmetric Multiprocessing
     973
     974SMP is supported.  Available platforms are the Cobham Gaisler GR712RC and
     975GR740.
     976
    972977@section Thread-Local Storage
    973978
  • doc/cpu_supplement/sparc64.t

    re709aa85 r19078dc6  
    774774loop to simulate a halt processor instruction.
    775775
     776@section Symmetric Multiprocessing
     777
     778SMP is not supported.
     779
    776780@section Thread-Local Storage
    777781
  • doc/cpu_supplement/v850.t

    re709aa85 r19078dc6  
    104104@end itemize
    105105
     106@section Symmetric Multiprocessing
     107
     108SMP is not supported.
     109
    106110@section Thread-Local Storage
    107111
Note: See TracChangeset for help on using the changeset viewer.