Changeset 176e1ed8 in rtems for cpukit/score/cpu/mips/cpu_asm.S

Timestamp:
04/20/01 13:07:34 (23 years ago)
Author:
Joel Sherrill <joel.sherrill@…>
Branches:
4.10, 4.11, 4.8, 4.9, 5, master
Children:
831aba1
Parents:
4ff04390
Message:

2001-04-20 Joel Sherrill <joel@…>

  • cpu_asm.S: Added code to save and restore SR and EPC to properly support nested interrupts. Note that the ISR (not RTEMS) enables interrupts allowing the nesting to occur.
(No files)

Note: See TracChangeset for help on using the changeset viewer.