Search:
Login
Preferences
About Trac
Register
Forgot your password?
API
Wiki
Timeline
Roadmap
View Tickets
Search
Context Navigation
←
Previous Change
Next Change
→
Changeset
15b6f44d
in rtems for
bsps/arm
Timestamp:
08/12/19 03:58:31 (
5 years
ago)
Author:
Chris Johns <chrisj@…>
Branches:
5
,
master
Children:
d3c4d48
Parents:
df256505
Message:
arm/tlb: Fix the MP affinity check to invalidate ASIDs.
The TI's CortexA7 MP MPIDR register returns 0
Updates
#3760
(No files)
Note:
See
TracChangeset
for help on using the changeset viewer.
Download in other formats:
Unified Diff
Zip Archive