Changeset 0db7c55 in rtems


Ignore:
Timestamp:
Jul 27, 2017, 1:36:11 PM (2 years ago)
Author:
Sebastian Huber <sebastian.huber@…>
Branches:
master
Children:
7f1e6fa
Parents:
b615e9b
git-author:
Sebastian Huber <sebastian.huber@…> (07/27/17 13:36:11)
git-committer:
Sebastian Huber <sebastian.huber@…> (07/28/17 08:12:36)
Message:

bsp/qoriq: New BSP names

Due to the FDT support we can now reduce the BSP variants. Use the
processor core to define the BSP variants.

Update #3082.
Update #3085.

Location:
c/src/lib/libbsp/powerpc/qoriq
Files:
1 added
4 deleted
3 edited
5 moved

Legend:

Unmodified
Added
Removed
  • c/src/lib/libbsp/powerpc/qoriq/Makefile.am

    rb615e9b r0db7c55  
    4444        startup/linkcmds.qoriq_core_0 \
    4545        startup/linkcmds.qoriq_core_1 \
    46         startup/linkcmds.qoriq_p1020rdb \
    47         startup/linkcmds.qoriq_t2080rdb \
    48         startup/linkcmds.qoriq_t4240rdb
     46        startup/linkcmds.qoriq_e500 \
     47        startup/linkcmds.qoriq_e6500_32
    4948
    5049noinst_LIBRARIES += libbsp.a
  • c/src/lib/libbsp/powerpc/qoriq/configure.ac

    rb615e9b r0db7c55  
    2929[only support Book E exception types])
    3030
    31 RTEMS_BSPOPTS_SET([PPC_CACHE_ALIGNMENT],[qoriq_t*],[64])
     31RTEMS_BSPOPTS_SET([PPC_CACHE_ALIGNMENT],[qoriq_e6500*],[64])
    3232RTEMS_BSPOPTS_SET([PPC_CACHE_ALIGNMENT],[*],[])
    3333RTEMS_BSPOPTS_HELP([PPC_CACHE_ALIGNMENT],[the cache alignment])
     
    3636RTEMS_BSPOPTS_HELP([PPC_CACHE_DATA_L1_SIZE],[the L1 data cache size])
    3737
    38 RTEMS_BSPOPTS_SET([PPC_CACHE_DATA_L2_SIZE],[qoriq_t*],[(2048 * 1024)])
     38RTEMS_BSPOPTS_SET([PPC_CACHE_DATA_L2_SIZE],[qoriq_e6500*],[(2048 * 1024)])
    3939RTEMS_BSPOPTS_SET([PPC_CACHE_DATA_L2_SIZE],[*],[(256 * 1024)])
    4040RTEMS_BSPOPTS_HELP([PPC_CACHE_DATA_L2_SIZE],[the L2 data cache size])
     
    4343RTEMS_BSPOPTS_HELP([PPC_CACHE_INSTRUCTION_L1_SIZE],[the L1 instruction cache size])
    4444
    45 RTEMS_BSPOPTS_SET([PPC_CACHE_INSTRUCTION_L2_SIZE],[qoriq_t*],[(2048 * 1024)])
     45RTEMS_BSPOPTS_SET([PPC_CACHE_INSTRUCTION_L2_SIZE],[qoriq_e6500*],[(2048 * 1024)])
    4646RTEMS_BSPOPTS_SET([PPC_CACHE_INSTRUCTION_L2_SIZE],[*],[(256 * 1024)])
    4747RTEMS_BSPOPTS_HELP([PPC_CACHE_INSTRUCTION_L2_SIZE],[the L2 instruction cache size])
     
    5959RTEMS_BSPOPTS_HELP([BSP_FDT_BLOB_READ_ONLY],[place the FDT blob into the read-only data area])
    6060
    61 RTEMS_BSPOPTS_SET([QORIQ_CPU_COUNT],[qoriq_t*],[24])
     61RTEMS_BSPOPTS_SET([QORIQ_CPU_COUNT],[qoriq_e6500*],[24])
    6262RTEMS_BSPOPTS_SET([QORIQ_CPU_COUNT],[*],[2])
    6363RTEMS_BSPOPTS_HELP([QORIQ_CPU_COUNT],[maximum virtual processor count])
    6464
    65 RTEMS_BSPOPTS_SET([QORIQ_THREAD_COUNT],[qoriq_t*],[2])
     65RTEMS_BSPOPTS_SET([QORIQ_THREAD_COUNT],[qoriq_e6500*],[2])
    6666RTEMS_BSPOPTS_SET([QORIQ_THREAD_COUNT],[*],[1])
    6767RTEMS_BSPOPTS_HELP([QORIQ_THREAD_COUNT],[the number of threads per processor])
     
    109109RTEMS_BSPOPTS_HELP([QORIQ_INTERCOM_AREA_SIZE],[inter-processor communication area size])
    110110
    111 RTEMS_BSPOPTS_SET([QORIQ_TLB1_ENTRY_COUNT],[qoriq_t*],[64])
     111RTEMS_BSPOPTS_SET([QORIQ_TLB1_ENTRY_COUNT],[qoriq_e6500*],[64])
    112112RTEMS_BSPOPTS_SET([QORIQ_TLB1_ENTRY_COUNT],[*],[16])
    113113RTEMS_BSPOPTS_HELP([QORIQ_TLB1_ENTRY_COUNT],[TLB1 entry count])
    114114
    115 RTEMS_BSPOPTS_SET([QORIQ_INITIAL_HID0],[qoriq_t*],[0x40000000])
     115RTEMS_BSPOPTS_SET([QORIQ_INITIAL_HID0],[qoriq_e6500*],[0x40000000])
    116116RTEMS_BSPOPTS_SET([QORIQ_INITIAL_HID0],[*],[])
    117117RTEMS_BSPOPTS_HELP([QORIQ_INITIAL_HID0],[initial HID0 value (EN_L2MMU_MHD is set by default on the T-series)])
    118118
    119 RTEMS_BSPOPTS_SET([QORIQ_INITIAL_MSR],[qoriq_t*],[0x02002200])
     119RTEMS_BSPOPTS_SET([QORIQ_INITIAL_MSR],[qoriq_e6500*],[0x02002200])
    120120RTEMS_BSPOPTS_SET([QORIQ_INITIAL_MSR],[*],[0x02000200])
    121121RTEMS_BSPOPTS_HELP([QORIQ_INITIAL_MSR],[initial MSR value])
    122122
    123 RTEMS_BSPOPTS_SET([QORIQ_INITIAL_SPEFSCR],[qoriq_t*],[])
     123RTEMS_BSPOPTS_SET([QORIQ_INITIAL_SPEFSCR],[qoriq_e6500*],[])
    124124RTEMS_BSPOPTS_SET([QORIQ_INITIAL_SPEFSCR],[*],[0x00000000])
    125125RTEMS_BSPOPTS_HELP([QORIQ_INITIAL_SPEFSCR],[initial SPEFSCR value])
    126126
    127 RTEMS_BSPOPTS_SET([QORIQ_INITIAL_BUCSR],[qoriq_t*],[0x01400201])
     127RTEMS_BSPOPTS_SET([QORIQ_INITIAL_BUCSR],[qoriq_e6500*],[0x01400201])
    128128RTEMS_BSPOPTS_SET([QORIQ_INITIAL_BUCSR],[*],[])
    129129RTEMS_BSPOPTS_HELP([QORIQ_INITIAL_BUCSR],[initial BUCSR value])
    130130
    131 RTEMS_BSPOPTS_SET([QORIQ_MMU_DEVICE_MAS7],[qoriq_t*],[0xf])
     131RTEMS_BSPOPTS_SET([QORIQ_MMU_DEVICE_MAS7],[qoriq_e6500*],[0xf])
    132132RTEMS_BSPOPTS_SET([QORIQ_MMU_DEVICE_MAS7],[*],[0x0])
    133133RTEMS_BSPOPTS_HELP([QORIQ_MMU_DEVICE_MAS7],[MAS7 value for device TLB1 entries])
    134134
    135 RTEMS_BSPOPTS_SET([QORIQ_HAS_HYPERVISOR_MODE],[qoriq_t*],[1])
     135RTEMS_BSPOPTS_SET([QORIQ_HAS_HYPERVISOR_MODE],[qoriq_e6500*],[1])
    136136RTEMS_BSPOPTS_SET([QORIQ_HAS_HYPERVISOR_MODE],[*],[])
    137137RTEMS_BSPOPTS_HELP([QORIQ_HAS_HYPERVISOR_MODE],[defined if the processor core has a hypervisor mode])
     
    145145RTEMS_BSPOPTS_HELP([QORIQ_CLOCK_TIMECOUNTER],[global timer used for the timecounter, 0..3 maps to A0..A3, and 4..7 maps to B0..B3])
    146146
    147 RTEMS_BSPOPTS_SET([QORIQ_CHIP_VARIANT],[qoriq_t2080*],[QORIQ_CHIP_T2080])
    148 RTEMS_BSPOPTS_SET([QORIQ_CHIP_VARIANT],[qoriq_t4240*],[QORIQ_CHIP_T4240])
    149 RTEMS_BSPOPTS_SET([QORIQ_CHIP_VARIANT],[*],[QORIQ_CHIP_P1020])
    150 RTEMS_BSPOPTS_HELP([QORIQ_CHIP_VARIANT],[chip variant, use one of the defines QORIQ_CHIP_P1020, QORIQ_CHIP_T2080 or QORIQ_CHIP_T4240])
     147RTEMS_BSPOPTS_SET([QORIQ_CHIP_VARIANT],[qoriq_e6500*],[QORIQ_CHIP('T', 0)])
     148RTEMS_BSPOPTS_SET([QORIQ_CHIP_VARIANT],[*],[QORIQ_CHIP('P', 1020)])
     149RTEMS_BSPOPTS_HELP([QORIQ_CHIP_VARIANT],[chip variant, use the QORIQ_CHIP('X', 1234) macro])
    151150
    152 RTEMS_BSPOPTS_SET([QORIQ_BUS_CLOCK_DIVIDER],[qoriq_t*],[2])
     151RTEMS_BSPOPTS_SET([QORIQ_BUS_CLOCK_DIVIDER],[qoriq_e6500*],[2])
    153152RTEMS_BSPOPTS_SET([QORIQ_BUS_CLOCK_DIVIDER],[*],[1])
    154153RTEMS_BSPOPTS_HELP([QORIQ_BUS_CLOCK_DIVIDER],[divider of the platform clock to get the clock most on-chip peripherals])
  • c/src/lib/libbsp/powerpc/qoriq/make/custom/qoriq_e6500_32.cfg

    rb615e9b r0db7c55  
    1 # Config file for T2080RDB
     1# Config file for e6500 core based QorIQ chips, e.g. T2080, T4240
    22
    33include $(RTEMS_ROOT)/make/custom/default.cfg
  • c/src/lib/libbsp/powerpc/qoriq/preinstall.am

    rb615e9b r0db7c55  
    130130PREINSTALL_FILES += $(PROJECT_LIB)/linkcmds.qoriq_core_1
    131131
    132 $(PROJECT_LIB)/linkcmds.qoriq_p1020rdb: startup/linkcmds.qoriq_p1020rdb $(PROJECT_LIB)/$(dirstamp)
    133         $(INSTALL_DATA) $< $(PROJECT_LIB)/linkcmds.qoriq_p1020rdb
    134 PREINSTALL_FILES += $(PROJECT_LIB)/linkcmds.qoriq_p1020rdb
     132$(PROJECT_LIB)/linkcmds.qoriq_e500: startup/linkcmds.qoriq_e500 $(PROJECT_LIB)/$(dirstamp)
     133        $(INSTALL_DATA) $< $(PROJECT_LIB)/linkcmds.qoriq_e500
     134PREINSTALL_FILES += $(PROJECT_LIB)/linkcmds.qoriq_e500
    135135
    136 $(PROJECT_LIB)/linkcmds.qoriq_t2080rdb: startup/linkcmds.qoriq_t2080rdb $(PROJECT_LIB)/$(dirstamp)
    137         $(INSTALL_DATA) $< $(PROJECT_LIB)/linkcmds.qoriq_t2080rdb
    138 PREINSTALL_FILES += $(PROJECT_LIB)/linkcmds.qoriq_t2080rdb
     136$(PROJECT_LIB)/linkcmds.qoriq_e6500_32: startup/linkcmds.qoriq_e6500_32 $(PROJECT_LIB)/$(dirstamp)
     137        $(INSTALL_DATA) $< $(PROJECT_LIB)/linkcmds.qoriq_e6500_32
     138PREINSTALL_FILES += $(PROJECT_LIB)/linkcmds.qoriq_e6500_32
    139139
    140 $(PROJECT_LIB)/linkcmds.qoriq_t4240rdb: startup/linkcmds.qoriq_t4240rdb $(PROJECT_LIB)/$(dirstamp)
    141         $(INSTALL_DATA) $< $(PROJECT_LIB)/linkcmds.qoriq_t4240rdb
    142 PREINSTALL_FILES += $(PROJECT_LIB)/linkcmds.qoriq_t4240rdb
    143 
Note: See TracChangeset for help on using the changeset viewer.