Changeset 0d01cdd6 in rtems


Ignore:
Timestamp:
Apr 24, 2017, 4:18:03 PM (3 years ago)
Author:
Joel Sherrill <joel@…>
Branches:
master
Children:
3144292b
Parents:
646df54c
git-author:
Joel Sherrill <joel@…> (04/24/17 16:18:03)
git-committer:
Joel Sherrill <joel@…> (04/24/17 17:00:59)
Message:

sh/sh7750/sci/sh4uart.c: ix misleading indentation warning

File:
1 edited

Legend:

Unmodified
Added
Removed
  • c/src/lib/libcpu/sh/sh7750/sci/sh4uart.c

    r646df54c r0d01cdd6  
    549549        while ((SCSSR2 & SH7750_SCSSR2_TDFE) == 0 ||
    550550                (SCSSR2 & SH7750_SCSSR2_TEND) == 0);
    551             *ssr2 &= ~(SH7750_SCSSR1_TDRE | SH7750_SCSSR2_TEND);
     551        *ssr2 &= ~(SH7750_SCSSR1_TDRE | SH7750_SCSSR2_TEND);
    552552      }
    553553    }
Note: See TracChangeset for help on using the changeset viewer.