Changeset 084a564 in rtems-docs


Ignore:
Timestamp:
Mar 4, 2021, 4:53:54 PM (5 weeks ago)
Author:
Kinsey Moore <kinsey.moore@…>
Branches:
master
Children:
7918ef8
Parents:
fcac22e
git-author:
Kinsey Moore <kinsey.moore@…> (03/04/21 16:53:54)
git-committer:
Joel Sherrill <joel@…> (03/05/21 16:46:10)
Message:

user: Update ZynqMP QEMU BSP name

The ZynqMP QEMU BSPs have had _qemu added to their names to better
identify them as QEMU BSPs similar to other BSPs which are meant to run
exclusively on QEMU and not hardware.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • user/bsps/aarch64/xilinx-zynqmp.rst

    rfcac22e r084a564  
    33.. Copyright (C) 2020 On-Line Applications Research Corporation (OAR)
    44
    5 .. _BSP_aarch64_qemu_xilinx_zynqmp_ilp32:
    6 .. _BSP_aarch64_qemu_xilinx_zynqmp_lp64:
     5.. _BSP_aarch64_qemu_xilinx_zynqmp_ilp32_qemu:
     6.. _BSP_aarch64_qemu_xilinx_zynqmp_lp64_qemu:
    77
    88Qemu Xilinx ZynqMP
    99==================
    1010
    11 This BSP supports two variants, `xilinx-zynqmp-ilp32` and `xilinx-zynqmp-lp64`.
    12 The basic hardware initialization is performed by the BSP. These BSPs support
    13 the GICv2 interrupt controller present in all ZynqMP systems.
     11This BSP supports two variants, `xilinx-zynqmp-ilp32-qemu` and
     12`xilinx-zynqmp-lp64-qemu`. The basic hardware initialization is performed by the
     13BSP. These BSPs support the GICv2 interrupt controller present in all ZynqMP
     14systems.
    1415
    1516Boot via ELF
Note: See TracChangeset for help on using the changeset viewer.