![[RTEMS Logo]](/images/logo.png){kind=logo}
Changeset 03159bd8 in rtems
- Timestamp:
- 03/15/23 08:46:02 (7 months ago)
- Branches:
- master
- Children:
- a0bb541d
- Parents:
- 725e5ce
- git-author:
- Sebastian Huber <sebastian.huber@…> (03/15/23 08:46:02)
- git-committer:
- Sebastian Huber <sebastian.huber@…> (03/15/23 08:47:20)
- Location:
- spec/build/bsps/microblaze/microblaze_fpga
- Files:
-
- 9 edited
-
optgpio1baseaddress.yml (modified) (1 diff)
-
optgpio1dualchannel.yml (modified) (1 diff)
-
optgpio1interrupt.yml (modified) (1 diff)
-
optgpio1irq.yml (modified) (1 diff)
-
optgpio2baseaddress.yml (modified) (1 diff)
-
optgpio2dualchannel.yml (modified) (1 diff)
-
optgpio2enable.yml (modified) (1 diff)
-
optgpio2interrupt.yml (modified) (1 diff)
-
optgpio2irq.yml (modified) (1 diff)
Legend:
- Unmodified
- Added
- Removed
-
spec/build/bsps/microblaze/microblaze_fpga/optgpio1baseaddress.yml
r725e5ce r03159bd8 11 11 - enabled-by: true 12 12 value: 0x40000000 13 default-by-variant: []14 13 description: | 15 14 base address of GPIO 1 -
spec/build/bsps/microblaze/microblaze_fpga/optgpio1dualchannel.yml
r725e5ce r03159bd8 9 9 - enabled-by: true 10 10 value: true 11 default-by-variant: []12 11 description: | 13 12 GPIO 1 is dual channel -
spec/build/bsps/microblaze/microblaze_fpga/optgpio1interrupt.yml
r725e5ce r03159bd8 9 9 - enabled-by: true 10 10 value: true 11 default-by-variant: []12 11 description: | 13 12 GPIO 1 has interrupt -
spec/build/bsps/microblaze/microblaze_fpga/optgpio1irq.yml
r725e5ce r03159bd8 10 10 - enabled-by: true 11 11 value: 8 12 default-by-variant: []13 12 description: | 14 13 the IRQ number of GPIO 1 -
spec/build/bsps/microblaze/microblaze_fpga/optgpio2baseaddress.yml
r725e5ce r03159bd8 11 11 - enabled-by: true 12 12 value: 0x40010000 13 default-by-variant: []14 13 description: | 15 14 base address of GPIO 2 -
spec/build/bsps/microblaze/microblaze_fpga/optgpio2dualchannel.yml
r725e5ce r03159bd8 9 9 - enabled-by: true 10 10 value: false 11 default-by-variant: []12 11 description: | 13 12 GPIO 2 is dual channel -
spec/build/bsps/microblaze/microblaze_fpga/optgpio2enable.yml
r725e5ce r03159bd8 10 10 - enabled-by: true 11 11 value: false 12 default-by-variant: []13 12 description: | 14 13 GPIO 2 is enabled -
spec/build/bsps/microblaze/microblaze_fpga/optgpio2interrupt.yml
r725e5ce r03159bd8 9 9 - enabled-by: true 10 10 value: true 11 default-by-variant: []12 11 description: | 13 12 GPIO 2 has interrupt -
spec/build/bsps/microblaze/microblaze_fpga/optgpio2irq.yml
r725e5ce r03159bd8 10 10 - enabled-by: true 11 11 value: 9 12 default-by-variant: []13 12 description: | 14 13 the IRQ number of GPIO 2
Note: See TracChangeset
for help on using the changeset viewer.
