Changeset 00817109 in rtems


Ignore:
Timestamp:
May 31, 2007, 4:55:37 PM (14 years ago)
Author:
Joel Sherrill <joel.sherrill@…>
Branches:
4.10, 4.11, 4.8, 4.9, 5, master
Children:
0925496
Parents:
a607c872
Message:

2007-05-31 Alain Schaefer <alani@…>

  • rtems/score/cpu.h: Modifiy inline assembly language constraints to use a data register as the CTL/STI instructions requires. This is not only more correct, it avoids GCC PR31787.
Location:
cpukit/score/cpu/bfin
Files:
2 edited

Legend:

Unmodified
Added
Removed
  • cpukit/score/cpu/bfin/ChangeLog

    ra607c872 r00817109  
     12007-05-31      Alain Schaefer <alani@easc.ch>
     2
     3        * rtems/score/cpu.h: Modifiy inline assembly language
     4        constraints to use a data register as the CTL/STI
     5        instructions requires. This is not only more correct,
     6        it avoids GCC PR31787.
     7
    182007-05-24      Alain Schaefer <alani@easc.ch>
    29
  • cpukit/score/cpu/bfin/rtems/score/cpu.h

    ra607c872 r00817109  
    847847#define _CPU_ISR_Disable( _level ) \
    848848  {                                     \
    849     asm volatile ("cli %0 \n"           \
    850                    : "=r" (_level) );   \
     849       asm volatile ("cli %0 \n"       \
     850                : "=d" (_level) );     \
    851851                                        \
    852852  }
     
    866866 */
    867867#define _CPU_ISR_Enable( _level )  \
    868   {                                   \
    869     asm volatile ("STI %0"            \
    870                    : : "r" (_level) );  \
     868  {                                    \
     869    asm volatile ("STI %0 \n"                  \
     870                   : : "d" (_level) );         \
    871871  }
    872872
Note: See TracChangeset for help on using the changeset viewer.