| 1 | /* |
|---|
| 2 | * This file contains some powerpc MSR and registers access definitions. |
|---|
| 3 | * |
|---|
| 4 | * COPYRIGHT (C) 1999 Eric Valette (valette@crf.canon.fr) |
|---|
| 5 | * Canon Centre Recherche France. |
|---|
| 6 | * |
|---|
| 7 | * Added MPC8260 Andy Dachs <a.dachs@sstl.co.uk> |
|---|
| 8 | * Surrey Satellite Technology Limited |
|---|
| 9 | * |
|---|
| 10 | * |
|---|
| 11 | * The license and distribution terms for this file may be |
|---|
| 12 | * found in found in the file LICENSE in this distribution or at |
|---|
| 13 | * http://www.rtems.com/license/LICENSE. |
|---|
| 14 | * |
|---|
| 15 | * $Id$ |
|---|
| 16 | */ |
|---|
| 17 | |
|---|
| 18 | #ifndef _RTEMS_POWERPC_REGISTERS_H |
|---|
| 19 | #define _RTEMS_POWERPC_REGISTERS_H |
|---|
| 20 | |
|---|
| 21 | /* Bit encodings for Machine State Register (MSR) */ |
|---|
| 22 | #define MSR_VE (1<<25) /* Alti-Vec enable (7400+) */ |
|---|
| 23 | #define MSR_POW (1<<18) /* Enable Power Management */ |
|---|
| 24 | #define MSR_TGPR (1<<17) /* TLB Update registers in use */ |
|---|
| 25 | #define MSR_CE (1<<17) /* BookE critical interrupt */ |
|---|
| 26 | #define MSR_ILE (1<<16) /* Interrupt Little-Endian enable */ |
|---|
| 27 | #define MSR_EE (1<<15) /* External Interrupt enable */ |
|---|
| 28 | #define MSR_PR (1<<14) /* Supervisor/User privilege */ |
|---|
| 29 | #define MSR_FP (1<<13) /* Floating Point enable */ |
|---|
| 30 | #define MSR_ME (1<<12) /* Machine Check enable */ |
|---|
| 31 | #define MSR_FE0 (1<<11) /* Floating Exception mode 0 */ |
|---|
| 32 | #define MSR_SE (1<<10) /* Single Step */ |
|---|
| 33 | #define MSR_BE (1<<9) /* Branch Trace */ |
|---|
| 34 | #define MSR_DE (1<<9) /* BookE debug exception */ |
|---|
| 35 | #define MSR_FE1 (1<<8) /* Floating Exception mode 1 */ |
|---|
| 36 | #define MSR_E300_CE (1<<7) /* e300 critical interrupt */ |
|---|
| 37 | #define MSR_IP (1<<6) /* Exception prefix 0x000/0xFFF */ |
|---|
| 38 | #define MSR_IR (1<<5) /* Instruction MMU enable */ |
|---|
| 39 | #define MSR_DR (1<<4) /* Data MMU enable */ |
|---|
| 40 | #define MSR_RI (1<<1) /* Recoverable Exception */ |
|---|
| 41 | #define MSR_LE (1<<0) /* Little-Endian enable */ |
|---|
| 42 | |
|---|
| 43 | /* Bit encodings for Hardware Implementation Register (HID0) |
|---|
| 44 | on PowerPC 603, 604, etc. processors (not 601). */ |
|---|
| 45 | |
|---|
| 46 | /* WARNING: HID0/HID1 are *truely* implementation dependent! |
|---|
| 47 | * you *cannot* rely on the same bits to be present, |
|---|
| 48 | * at the same place or even in the same register |
|---|
| 49 | * on different CPU familys. |
|---|
| 50 | * E.g., EMCP isHID0_DOZE is HID0_HI_BAT_EN on the |
|---|
| 51 | * on the 7450s. IFFT is XBSEN on 7450 and so on... |
|---|
| 52 | */ |
|---|
| 53 | #define HID0_EMCP (1<<31) /* Enable Machine Check pin */ |
|---|
| 54 | #define HID0_EBA (1<<29) /* Enable Bus Address Parity */ |
|---|
| 55 | #define HID0_EBD (1<<28) /* Enable Bus Data Parity */ |
|---|
| 56 | #define HID0_SBCLK (1<<27) |
|---|
| 57 | #define HID0_TBEN (1<<26) /* 7455:this bit must be set |
|---|
| 58 | * and TBEN signal must be asserted |
|---|
| 59 | * to enable the time base and |
|---|
| 60 | * decrementer. |
|---|
| 61 | */ |
|---|
| 62 | #define HID0_EICE (1<<26) |
|---|
| 63 | #define HID0_ECLK (1<<25) |
|---|
| 64 | #define HID0_PAR (1<<24) |
|---|
| 65 | #define HID0_DOZE (1<<23) |
|---|
| 66 | /* this HI_BAT_EN only on 7445, 7447, 7448, 7455 & 7457 !! */ |
|---|
| 67 | #define HID0_7455_HIGH_BAT_EN (1<<23) |
|---|
| 68 | |
|---|
| 69 | #define HID0_NAP (1<<22) |
|---|
| 70 | #define HID0_SLEEP (1<<21) |
|---|
| 71 | #define HID0_DPM (1<<20) |
|---|
| 72 | #define HID0_ICE (1<<15) /* Instruction Cache Enable */ |
|---|
| 73 | #define HID0_DCE (1<<14) /* Data Cache Enable */ |
|---|
| 74 | #define HID0_ILOCK (1<<13) /* Instruction Cache Lock */ |
|---|
| 75 | #define HID0_DLOCK (1<<12) /* Data Cache Lock */ |
|---|
| 76 | #define HID0_ICFI (1<<11) /* Instruction Cache Flash Invalidate */ |
|---|
| 77 | #define HID0_DCI (1<<10) /* Data Cache Invalidate */ |
|---|
| 78 | /* this bit is XSBSEN (xtended block size enable) on 7447, 7448, 7455 and 7457 only */ |
|---|
| 79 | #define HID0_7455_XBSEN (1<<8) |
|---|
| 80 | #define HID0_SIED (1<<7) /* Serial Instruction Execution [Disable] */ |
|---|
| 81 | #define HID0_BTIC (1<<5) /* Branch Target Instruction Cache [Enable] */ |
|---|
| 82 | /* S.K. Feng 10/03, added for MPC7455 */ |
|---|
| 83 | #define HID0_LRSTK (1<<4) /* Link register stack enable (7455) */ |
|---|
| 84 | #define HID0_FOLD (1<<3) /* Branch folding enable (7455) */ |
|---|
| 85 | |
|---|
| 86 | #define HID0_BHTE (1<<2) /* Branch History Table Enable */ |
|---|
| 87 | #define HID0_BTCD (1<<1) /* Branch target cache disable */ |
|---|
| 88 | |
|---|
| 89 | /* fpscr settings */ |
|---|
| 90 | #define FPSCR_FX (1<<31) |
|---|
| 91 | #define FPSCR_FEX (1<<30) |
|---|
| 92 | |
|---|
| 93 | #define _MACH_prep 1 |
|---|
| 94 | #define _MACH_Pmac 2 /* pmac or pmac clone (non-chrp) */ |
|---|
| 95 | #define _MACH_chrp 4 /* chrp machine */ |
|---|
| 96 | #define _MACH_mbx 8 /* Motorola MBX board */ |
|---|
| 97 | #define _MACH_apus 16 /* amiga with phase5 powerup */ |
|---|
| 98 | #define _MACH_fads 32 /* Motorola FADS board */ |
|---|
| 99 | |
|---|
| 100 | /* see residual.h for these */ |
|---|
| 101 | #define _PREP_Motorola 0x01 /* motorola prep */ |
|---|
| 102 | #define _PREP_Firm 0x02 /* firmworks prep */ |
|---|
| 103 | #define _PREP_IBM 0x00 /* ibm prep */ |
|---|
| 104 | #define _PREP_Bull 0x03 /* bull prep */ |
|---|
| 105 | |
|---|
| 106 | /* these are arbitrary */ |
|---|
| 107 | #define _CHRP_Motorola 0x04 /* motorola chrp, the cobra */ |
|---|
| 108 | #define _CHRP_IBM 0x05 /* IBM chrp, the longtrail and longtrail 2 */ |
|---|
| 109 | |
|---|
| 110 | #define _GLOBAL(n)\ |
|---|
| 111 | .globl n;\ |
|---|
| 112 | n: |
|---|
| 113 | |
|---|
| 114 | #define TBRU 269 /* Time base Upper/Lower (Reading) */ |
|---|
| 115 | #define TBRL 268 |
|---|
| 116 | #define TBWU 285 /* Time base Upper/Lower (Writing) */ |
|---|
| 117 | #define TBWL 284 |
|---|
| 118 | #define XER 1 |
|---|
| 119 | #define LR 8 |
|---|
| 120 | #define CTR 9 |
|---|
| 121 | #define HID0 1008 /* Hardware Implementation */ |
|---|
| 122 | #define HID1 1009 /* Hardware Implementation */ |
|---|
| 123 | #define DABR 1013 /* Data Access Breakpoint */ |
|---|
| 124 | #define PVR 287 /* Processor Version */ |
|---|
| 125 | #define IBAT0U 528 /* Instruction BAT #0 Upper/Lower */ |
|---|
| 126 | #define IBAT0L 529 |
|---|
| 127 | #define IBAT1U 530 /* Instruction BAT #1 Upper/Lower */ |
|---|
| 128 | #define IBAT1L 531 |
|---|
| 129 | #define IBAT2U 532 /* Instruction BAT #2 Upper/Lower */ |
|---|
| 130 | #define IBAT2L 533 |
|---|
| 131 | #define IBAT3U 534 /* Instruction BAT #3 Upper/Lower */ |
|---|
| 132 | #define IBAT3L 535 |
|---|
| 133 | |
|---|
| 134 | /* Only present on 7445, 7447, 7448, 7455 and 7457 (if HID0[HIGH_BAT_EN]) */ |
|---|
| 135 | #define IBAT4U 560 /* Instruction BAT #0 Upper/Lower */ |
|---|
| 136 | #define IBAT4L 561 |
|---|
| 137 | #define IBAT5U 562 /* Instruction BAT #1 Upper/Lower */ |
|---|
| 138 | #define IBAT5L 563 |
|---|
| 139 | #define IBAT6U 564 /* Instruction BAT #2 Upper/Lower */ |
|---|
| 140 | #define IBAT6L 565 |
|---|
| 141 | #define IBAT7U 566 /* Instruction BAT #3 Upper/Lower */ |
|---|
| 142 | #define IBAT7L 567 |
|---|
| 143 | |
|---|
| 144 | #define DBAT0U 536 /* Data BAT #0 Upper/Lower */ |
|---|
| 145 | #define DBAT0L 537 |
|---|
| 146 | #define DBAT1U 538 /* Data BAT #1 Upper/Lower */ |
|---|
| 147 | #define DBAT1L 539 |
|---|
| 148 | #define DBAT2U 540 /* Data BAT #2 Upper/Lower */ |
|---|
| 149 | #define DBAT2L 541 |
|---|
| 150 | #define DBAT3U 542 /* Data BAT #3 Upper/Lower */ |
|---|
| 151 | #define DBAT3L 543 |
|---|
| 152 | |
|---|
| 153 | /* Only present on 7445, 7447, 7448, 7455 and 7457 (if HID0[HIGH_BAT_EN]) */ |
|---|
| 154 | #define DBAT4U 568 /* Instruction BAT #0 Upper/Lower */ |
|---|
| 155 | #define DBAT4L 569 |
|---|
| 156 | #define DBAT5U 570 /* Instruction BAT #1 Upper/Lower */ |
|---|
| 157 | #define DBAT5L 571 |
|---|
| 158 | #define DBAT6U 572 /* Instruction BAT #2 Upper/Lower */ |
|---|
| 159 | #define DBAT6L 573 |
|---|
| 160 | #define DBAT7U 574 /* Instruction BAT #3 Upper/Lower */ |
|---|
| 161 | #define DBAT7L 575 |
|---|
| 162 | |
|---|
| 163 | #define DMISS 976 /* TLB Lookup/Refresh registers */ |
|---|
| 164 | #define DCMP 977 |
|---|
| 165 | #define HASH1 978 |
|---|
| 166 | #define HASH2 979 |
|---|
| 167 | #define IMISS 980 |
|---|
| 168 | #define ICMP 981 |
|---|
| 169 | #define RPA 982 |
|---|
| 170 | #define SDR1 25 /* MMU hash base register */ |
|---|
| 171 | #define DAR 19 /* Data Address Register */ |
|---|
| 172 | #define SPR0 272 /* Supervisor Private Registers */ |
|---|
| 173 | #define SPRG0 272 |
|---|
| 174 | #define SPR1 273 |
|---|
| 175 | #define SPRG1 273 |
|---|
| 176 | #define SPR2 274 |
|---|
| 177 | #define SPRG2 274 |
|---|
| 178 | #define SPR3 275 |
|---|
| 179 | #define SPRG3 275 |
|---|
| 180 | #define SPRG4 276 |
|---|
| 181 | #define SPRG5 277 |
|---|
| 182 | #define SPRG6 278 |
|---|
| 183 | #define SPRG7 279 |
|---|
| 184 | #define USPRG0 256 |
|---|
| 185 | #define DSISR 18 |
|---|
| 186 | #define SRR0 26 /* Saved Registers (exception) */ |
|---|
| 187 | #define SRR1 27 |
|---|
| 188 | #define IABR 1010 /* Instruction Address Breakpoint */ |
|---|
| 189 | #define DEC 22 /* Decrementer */ |
|---|
| 190 | #define EAR 282 /* External Address Register */ |
|---|
| 191 | |
|---|
| 192 | #define MSSCR0 1014 /* Memory Subsystem Control Register */ |
|---|
| 193 | |
|---|
| 194 | #define L2CR 1017 /* PPC 750 and 74xx L2 control register */ |
|---|
| 195 | |
|---|
| 196 | #define L2CR_L2E (1<<31) /* enable */ |
|---|
| 197 | #define L2CR_L2I (1<<21) /* global invalidate */ |
|---|
| 198 | |
|---|
| 199 | /* watch out L2IO and L2DO are different between 745x and 7400/7410 */ |
|---|
| 200 | /* Oddly, the following L2CR bit defintions in 745x |
|---|
| 201 | * is different from that of 7400 and 7410. |
|---|
| 202 | * Though not used in 7400 and 7410, it is appeded with _745x just |
|---|
| 203 | * to be clarified. |
|---|
| 204 | */ |
|---|
| 205 | #define L2CR_L2IO_745x 0x100000 /* (1<<20) L2 Instruction-Only */ |
|---|
| 206 | #define L2CR_L2DO_745x 0x10000 /* (1<<16) L2 Data-Only */ |
|---|
| 207 | #define L2CR_LOCK_745x (L2CR_L2IO_745x|L2CR_L2DO_745x) |
|---|
| 208 | #define L2CR_L3OH0 0x00080000 /* 12:L3 output hold 0 */ |
|---|
| 209 | |
|---|
| 210 | #define L3CR 1018 /* PPC 7450/7455 L3 control register */ |
|---|
| 211 | #define L3CR_L3IO_745x 0x400000 /* (1<<22) L3 Instruction-Only */ |
|---|
| 212 | #define L3CR_L3DO_745x 0x40 /* (1<<6) L3 Data-Only */ |
|---|
| 213 | |
|---|
| 214 | #define L3CR_LOCK_745x (L3CR_L3IO_745x|L3CR_L3DO_745x) |
|---|
| 215 | |
|---|
| 216 | #define L3CR_RESERVED 0x0438003a /* Reserved bits in L3CR */ |
|---|
| 217 | #define L3CR_L3E 0x80000000 /* 0: L3 enable */ |
|---|
| 218 | #define L3CR_L3PE 0x40000000 /* 1: L3 data parity checking enable */ |
|---|
| 219 | #define L3CR_L3APE 0x20000000 /* 2: L3 address parity checking enable */ |
|---|
| 220 | #define L3CR_L3SIZ 0x10000000 /* 3: L3 size (0=1MB, 1=2MB) */ |
|---|
| 221 | #define L3SIZ_1M 0x00000000 |
|---|
| 222 | #define L3SIZ_2M 0x10000000 |
|---|
| 223 | #define L3CR_L3CLKEN 0x08000000 /* 4: Enables the L3_CLK[0:1] signals */ |
|---|
| 224 | #define L3CR_L3CLK 0x03800000 /* 6-8: L3 clock ratio */ |
|---|
| 225 | #define L3CLK_60 0x00000000 /* core clock / 6 */ |
|---|
| 226 | #define L3CLK_20 0x01000000 /* / 2 */ |
|---|
| 227 | #define L3CLK_25 0x01800000 /* / 2.5 */ |
|---|
| 228 | #define L3CLK_30 0x02000000 /* / 3 */ |
|---|
| 229 | #define L3CLK_35 0x02800000 /* / 3.5 */ |
|---|
| 230 | #define L3CLK_40 0x03000000 /* / 4 */ |
|---|
| 231 | #define L3CLK_50 0x03800000 /* / 5 */ |
|---|
| 232 | #define L3CR_L3IO 0x00400000 /* 9: L3 instruction-only mode */ |
|---|
| 233 | #define L3CR_L3SPO 0x00040000 /* 13: L3 sample point override */ |
|---|
| 234 | #define L3CR_L3CKSP 0x00030000 /* 14-15: L3 clock sample point */ |
|---|
| 235 | #define L3CKSP_2 0x00000000 /* 2 clocks */ |
|---|
| 236 | #define L3CKSP_3 0x00010000 /* 3 clocks */ |
|---|
| 237 | #define L3CKSP_4 0x00020000 /* 4 clocks */ |
|---|
| 238 | #define L3CKSP_5 0x00030000 /* 5 clocks */ |
|---|
| 239 | #define L3CR_L3PSP 0x0000e000 /* 16-18: L3 P-clock sample point */ |
|---|
| 240 | #define L3PSP_0 0x00000000 /* 0 clocks */ |
|---|
| 241 | #define L3PSP_1 0x00002000 /* 1 clocks */ |
|---|
| 242 | #define L3PSP_2 0x00004000 /* 2 clocks */ |
|---|
| 243 | #define L3PSP_3 0x00006000 /* 3 clocks */ |
|---|
| 244 | #define L3PSP_4 0x00008000 /* 4 clocks */ |
|---|
| 245 | #define L3PSP_5 0x0000a000 /* 5 clocks */ |
|---|
| 246 | #define L3CR_L3REP 0x00001000 /* 19: L3 replacement algorithm (0=default, 1=alternate) */ |
|---|
| 247 | #define L3CR_L3HWF 0x00000800 /* 20: L3 hardware flush */ |
|---|
| 248 | #define L3CR_L3I 0x00000400 /* 21: L3 global invaregisters.h.orig |
|---|
| 249 | lidate */ |
|---|
| 250 | #define L3CR_L3RT 0x00000300 /* 22-23: L3 SRAM type */ |
|---|
| 251 | #define L3RT_MSUG2_DDR 0x00000000 /* MSUG2 DDR SRAM */ |
|---|
| 252 | #define L3RT_PIPELINE_LATE 0x00000100 /* Pipelined (register-register) synchronous late-write SRAM */ |
|---|
| 253 | #define L3RT_PB2_SRAM 0x00000300 /* PB2 SRAM */ |
|---|
| 254 | #define L3CR_L3NIRCA 0x00000080 /* 24: L3 non-integer ratios clock adjustment for the SRAM */ |
|---|
| 255 | #define L3CR_L3DO 0x00000040 /* 25: L3 data-only mode */ |
|---|
| 256 | #define L3CR_PMEN 0x00000004 /* 29: Private memory enable */ |
|---|
| 257 | #define L3CR_PMSIZ 0x00000004 /* 31: Private memory size (0=1MB, 1=2MB) */ |
|---|
| 258 | |
|---|
| 259 | #define THRM1 1020 |
|---|
| 260 | #define THRM2 1021 |
|---|
| 261 | #define THRM3 1022 |
|---|
| 262 | #define THRM1_TIN (1<<(31-0)) |
|---|
| 263 | #define THRM1_TIV (1<<(31-1)) |
|---|
| 264 | #define THRM1_THRES (0x7f<<(31-8)) |
|---|
| 265 | #define THRM1_TID (1<<(31-29)) |
|---|
| 266 | #define THRM1_TIE (1<<(31-30)) |
|---|
| 267 | #define THRM1_V (1<<(31-31)) |
|---|
| 268 | #define THRM3_SITV (0x1fff << (31-30)) |
|---|
| 269 | #define THRM3_E (1<<(31-31)) |
|---|
| 270 | |
|---|
| 271 | /* Segment Registers */ |
|---|
| 272 | #define SR0 0 |
|---|
| 273 | #define SR1 1 |
|---|
| 274 | #define SR2 2 |
|---|
| 275 | #define SR3 3 |
|---|
| 276 | #define SR4 4 |
|---|
| 277 | #define SR5 5 |
|---|
| 278 | #define SR6 6 |
|---|
| 279 | #define SR7 7 |
|---|
| 280 | #define SR8 8 |
|---|
| 281 | #define SR9 9 |
|---|
| 282 | #define SR10 10 |
|---|
| 283 | #define SR11 11 |
|---|
| 284 | #define SR12 12 |
|---|
| 285 | #define SR13 13 |
|---|
| 286 | #define SR14 14 |
|---|
| 287 | #define SR15 15 |
|---|
| 288 | |
|---|
| 289 | #define BOOKE_DECAR 54 |
|---|
| 290 | |
|---|
| 291 | #define PPC405_TSR 0x3D8 |
|---|
| 292 | #define BOOKE_TSR 336 |
|---|
| 293 | #define BOOKE_TSR_ENW (1<<31) |
|---|
| 294 | #define BOOKE_TSR_WIS (1<<30) |
|---|
| 295 | #define BOOKE_TSR_DIS (1<<27) |
|---|
| 296 | #define BOOKE_TSR_FIS (1<<26) |
|---|
| 297 | |
|---|
| 298 | #define PPC405_TCR 0x3DA |
|---|
| 299 | #define BOOKE_TCR 340 |
|---|
| 300 | #define BOOKE_TCR_WP(x) (((x)&3)<<30) |
|---|
| 301 | #define BOOKE_TCR_WP_MASK (3<<30) |
|---|
| 302 | #define BOOKE_TCR_WRC(x) (((x)&3)<<28) |
|---|
| 303 | #define BOOKE_TCR_WRC_MASK (3<<28) |
|---|
| 304 | #define BOOKE_TCR_WIE (1<<27) |
|---|
| 305 | #define BOOKE_TCR_DIE (1<<26) |
|---|
| 306 | #define BOOKE_TCR_FP(x) (((x)&3)<<24) |
|---|
| 307 | #define BOOKE_TCR_FIE (1<<23) |
|---|
| 308 | #define BOOKE_TCR_ARE (1<<22) |
|---|
| 309 | #define BOOKE_TCR_WPEXT(x) (((x)&0xf)<<17) |
|---|
| 310 | #define BOOKE_TCR_WPEXT_MASK (0xf<<17) |
|---|
| 311 | #define BOOKE_TCR_FPEXT(x) (((x)&0xf)<<13) |
|---|
| 312 | #define BOOKE_TCR_FPEXT_MASK (0xf<<13) |
|---|
| 313 | |
|---|
| 314 | #define BOOKE_PID 48 |
|---|
| 315 | |
|---|
| 316 | /* Freescale Book E Implementation Standards (EIS): MMU Control and Status */ |
|---|
| 317 | |
|---|
| 318 | #define FREESCALE_EIS_MAS0 624 |
|---|
| 319 | #define FREESCALE_EIS_MAS1 625 |
|---|
| 320 | #define FREESCALE_EIS_MAS2 626 |
|---|
| 321 | #define FREESCALE_EIS_MAS3 627 |
|---|
| 322 | #define FREESCALE_EIS_MAS4 628 |
|---|
| 323 | #define FREESCALE_EIS_MAS5 629 |
|---|
| 324 | #define FREESCALE_EIS_MAS6 630 |
|---|
| 325 | #define FREESCALE_EIS_MAS7 944 |
|---|
| 326 | #define FREESCALE_EIS_MMUCFG 1015 |
|---|
| 327 | #define FREESCALE_EIS_MMUCSR0 1012 |
|---|
| 328 | #define FREESCALE_EIS_PID0 48 |
|---|
| 329 | #define FREESCALE_EIS_PID1 633 |
|---|
| 330 | #define FREESCALE_EIS_PID2 634 |
|---|
| 331 | #define FREESCALE_EIS_TLB0CFG 688 |
|---|
| 332 | #define FREESCALE_EIS_TLB1CFG 689 |
|---|
| 333 | |
|---|
| 334 | /* Freescale Book E Implementation Standards (EIS): L1 Cache */ |
|---|
| 335 | |
|---|
| 336 | #define FREESCALE_EIS_L1CFG0 515 |
|---|
| 337 | #define FREESCALE_EIS_L1CFG1 516 |
|---|
| 338 | #define FREESCALE_EIS_L1CSR0 1010 |
|---|
| 339 | #define FREESCALE_EIS_L1CSR1 1011 |
|---|
| 340 | |
|---|
| 341 | /** |
|---|
| 342 | * @brief Default value for the interrupt disable mask. |
|---|
| 343 | * |
|---|
| 344 | * The interrupt disable mask is stored in the SPRG0 (= special purpose |
|---|
| 345 | * register 272). |
|---|
| 346 | */ |
|---|
| 347 | #define PPC_INTERRUPT_DISABLE_MASK_DEFAULT MSR_EE |
|---|
| 348 | |
|---|
| 349 | #ifndef ASM |
|---|
| 350 | |
|---|
| 351 | #include <stdint.h> |
|---|
| 352 | |
|---|
| 353 | #ifdef __cplusplus |
|---|
| 354 | extern "C" { |
|---|
| 355 | #endif /* __cplusplus */ |
|---|
| 356 | |
|---|
| 357 | #define _CPU_MSR_GET( _msr_value ) \ |
|---|
| 358 | do { \ |
|---|
| 359 | _msr_value = 0; \ |
|---|
| 360 | asm volatile ("mfmsr %0" : "=&r" ((_msr_value)) : "0" ((_msr_value))); \ |
|---|
| 361 | } while (0) |
|---|
| 362 | |
|---|
| 363 | #define _CPU_MSR_SET( _msr_value ) \ |
|---|
| 364 | { asm volatile ("mtmsr %0" : "=&r" ((_msr_value)) : "0" ((_msr_value))); } |
|---|
| 365 | |
|---|
| 366 | static inline void ppc_interrupt_set_disable_mask( uint32_t mask ) |
|---|
| 367 | { |
|---|
| 368 | asm volatile ( |
|---|
| 369 | "mtspr 272, %0" |
|---|
| 370 | : |
|---|
| 371 | : "r" (mask) |
|---|
| 372 | ); |
|---|
| 373 | } |
|---|
| 374 | |
|---|
| 375 | static inline uint32_t ppc_interrupt_get_disable_mask( void ) |
|---|
| 376 | { |
|---|
| 377 | uint32_t mask; |
|---|
| 378 | |
|---|
| 379 | asm volatile ( |
|---|
| 380 | "mfspr %0, 272" |
|---|
| 381 | : "=r" (mask) |
|---|
| 382 | ); |
|---|
| 383 | |
|---|
| 384 | return mask; |
|---|
| 385 | } |
|---|
| 386 | |
|---|
| 387 | static inline uint32_t ppc_interrupt_disable( void ) |
|---|
| 388 | { |
|---|
| 389 | uint32_t level; |
|---|
| 390 | uint32_t mask; |
|---|
| 391 | |
|---|
| 392 | asm volatile ( |
|---|
| 393 | "mfmsr %0;" |
|---|
| 394 | "mfspr %1, 272;" |
|---|
| 395 | "andc %1, %0, %1;" |
|---|
| 396 | "mtmsr %1" |
|---|
| 397 | : "=r" (level), "=r" (mask) |
|---|
| 398 | ); |
|---|
| 399 | |
|---|
| 400 | return level; |
|---|
| 401 | } |
|---|
| 402 | |
|---|
| 403 | static inline void ppc_interrupt_enable( uint32_t level ) |
|---|
| 404 | { |
|---|
| 405 | asm volatile ( |
|---|
| 406 | "mtmsr %0" |
|---|
| 407 | : |
|---|
| 408 | : "r" (level) |
|---|
| 409 | ); |
|---|
| 410 | } |
|---|
| 411 | |
|---|
| 412 | static inline void ppc_interrupt_flash( uint32_t level ) |
|---|
| 413 | { |
|---|
| 414 | uint32_t current_level; |
|---|
| 415 | |
|---|
| 416 | asm volatile ( |
|---|
| 417 | "mfmsr %0;" |
|---|
| 418 | "mtmsr %1;" |
|---|
| 419 | "mtmsr %0" |
|---|
| 420 | : "=&r" (current_level) |
|---|
| 421 | : "r" (level) |
|---|
| 422 | ); |
|---|
| 423 | } |
|---|
| 424 | |
|---|
| 425 | #define _CPU_ISR_Disable( _isr_cookie ) \ |
|---|
| 426 | do { \ |
|---|
| 427 | _isr_cookie = ppc_interrupt_disable(); \ |
|---|
| 428 | } while (0) |
|---|
| 429 | |
|---|
| 430 | /* |
|---|
| 431 | * Enable interrupts to the previous level (returned by _CPU_ISR_Disable). |
|---|
| 432 | * This indicates the end of an RTEMS critical section. The parameter |
|---|
| 433 | * _isr_cookie is not modified. |
|---|
| 434 | */ |
|---|
| 435 | |
|---|
| 436 | #define _CPU_ISR_Enable( _isr_cookie ) \ |
|---|
| 437 | ppc_interrupt_enable(_isr_cookie) |
|---|
| 438 | |
|---|
| 439 | /* |
|---|
| 440 | * This temporarily restores the interrupt to _isr_cookie before immediately |
|---|
| 441 | * disabling them again. This is used to divide long RTEMS critical |
|---|
| 442 | * sections into two or more parts. The parameter _isr_cookie is not |
|---|
| 443 | * modified. |
|---|
| 444 | * |
|---|
| 445 | * NOTE: The version being used is not very optimized but it does |
|---|
| 446 | * not trip a problem in gcc where the disable mask does not |
|---|
| 447 | * get loaded. Check this for future (post 10/97 gcc versions. |
|---|
| 448 | */ |
|---|
| 449 | |
|---|
| 450 | #define _CPU_ISR_Flash( _isr_cookie ) \ |
|---|
| 451 | ppc_interrupt_flash(_isr_cookie) |
|---|
| 452 | |
|---|
| 453 | /* end of ISR handler macros */ |
|---|
| 454 | |
|---|
| 455 | #ifdef __cplusplus |
|---|
| 456 | } |
|---|
| 457 | #endif /* __cplusplus */ |
|---|
| 458 | |
|---|
| 459 | #endif /* ASM */ |
|---|
| 460 | |
|---|
| 461 | #endif /* _RTEMS_POWERPC_REGISTERS_H */ |
|---|
![[RTEMS Logo]](/images/logo.png){kind=logo}
