[797d88ba] | 1 | 2000-12-13 Joel Sherrill <joel@OARcorp.com> |
---|
| 2 | |
---|
| 3 | * cpu.c: Removed duplicate declaration for _ISR_Vector_table. |
---|
| 4 | * cpu_asm.S: Removed assembly language to vector ISR handler |
---|
| 5 | on MIPS ISA I. Now call mips_vector_isr_handlers() in libcpu or BSP. |
---|
| 6 | * rtems/score/cpu.h (CPU_INTERRUPT_NUMBER_OF_VECTORS): No |
---|
| 7 | longer a constant -- get the real value from libcpu. |
---|
| 8 | |
---|
[32f415d] | 9 | 2000-12-13 Joel Sherrill <joel@OARcorp.com> |
---|
| 10 | |
---|
| 11 | * cpu_asm.h: Removed. |
---|
| 12 | * Makefile.am: Remove cpu_asm.h. |
---|
| 13 | * rtems/score/mips64orion.h: Renamed mips.h. |
---|
| 14 | * rtems/score/mips.h: New file, formerly mips64orion.h. |
---|
| 15 | Header rewritten. |
---|
| 16 | (mips_get_sr, mips_set_sr, mips_enable_in_interrupt_mask, |
---|
| 17 | mips_disable_in_interrupt_mask): New macros. |
---|
| 18 | * rtems/score/Makefile.am: Reflect renaming mips64orion.h. |
---|
| 19 | * asm.h: Include <mips.h> not <mips64orion.h>. Now includes the |
---|
| 20 | few defines that were in <cpu_asm.h>. |
---|
| 21 | * cpu.c (_CPU_ISR_Get_level): Added MIPS ISA I version of this routine. |
---|
| 22 | MIPS ISA 3 is still in assembly for now. |
---|
| 23 | (_CPU_Thread_Idle_body): Rewrote in C. |
---|
| 24 | * cpu_asm.S: Rewrote file header. |
---|
| 25 | (FRAME,ENDFRAME) now in asm.h. |
---|
| 26 | (_CPU_ISR_Get_level): Removed ISA I version and rewrote in C. |
---|
| 27 | (_CPU_ISR_Set_level): Removed ISA I version and rewrote in C. |
---|
| 28 | (_CPU_Context_switch): MIPS ISA I now manages preserves SR_IEC and |
---|
| 29 | leaves other bits in SR alone on task switch. |
---|
| 30 | (mips_enable_interrupts,mips_disable_interrupts, |
---|
| 31 | mips_enable_global_interrupts,mips_disable_global_interrupts, |
---|
| 32 | disable_int, enable_int): Removed. |
---|
| 33 | (mips_get_sr): Rewritten as C macro. |
---|
| 34 | (_CPU_Thread_Idle_body): Rewritten in C. |
---|
| 35 | (init_exc_vecs): Rewritten in C as mips_install_isr_entries() and |
---|
| 36 | placed in libcpu. |
---|
| 37 | (exc_tlb_code, exc_xtlb_code, exc_cache_code, exc_norm_code): Moved |
---|
| 38 | to libcpu/mips/shared/interrupts. |
---|
| 39 | (general): Cleaned up comment blocks and #if 0 areas. |
---|
| 40 | * idtcpu.h: Made ifdef report an error. |
---|
| 41 | * iregdef.h: Removed warning. |
---|
| 42 | * rtems/score/cpu.h (CPU_INTERRUPT_NUMBER_OF_VECTORS): Now a variable |
---|
| 43 | number defined by libcpu. |
---|
| 44 | (_CPU_ISR_Disable, _CPU_ISR_Enable): Rewritten to use new routines |
---|
| 45 | to access SR. |
---|
| 46 | (_CPU_ISR_Set_level): Rewritten as macro for ISA I. |
---|
| 47 | (_CPU_Context_Initialize): Honor ISR level in task initialization. |
---|
| 48 | (_CPU_Fatal_halt): Use new _CPU_ISR_Disable() macro. |
---|
| 49 | |
---|
[5d7bfce3] | 50 | 2000-12-06 Joel Sherrill <joel@OARcorp.com> |
---|
| 51 | |
---|
| 52 | * rtems/score/cpu.h: When mips ISA level is 1, registers in the |
---|
| 53 | context should be 32 not 64 bits. |
---|
| 54 | |
---|
[7f8c11c] | 55 | 2000-11-30 Joel Sherrill <joel@OARcorp.com> |
---|
| 56 | |
---|
| 57 | * cpu_asm.S: Changed "_CPU_Ccontext_switch_restore: typo to |
---|
| 58 | correct name of _CPU_Context_switch_restore. Added dummy |
---|
| 59 | version of exc_utlb_code() so applications would link. |
---|
| 60 | |
---|
[feead226] | 61 | 2000-11-09 Ralf Corsepius <corsepiu@faw.uni-ulm.de> |
---|
| 62 | |
---|
| 63 | * Makefile.am: Use ... instead of RTEMS_TOPdir in ACLOCAL_AMFLAGS. |
---|
| 64 | |
---|
[a314d3b4] | 65 | 2000-11-02 Ralf Corsepius <corsepiu@faw.uni-ulm.de> |
---|
| 66 | |
---|
| 67 | * Makefile.am: Switch to ACLOCAL_AMFLAGS = -I $(RTEMS_TOPdir)/aclocal. |
---|
| 68 | |
---|
[5582de1] | 69 | 2000-10-25 Ralf Corsepius <corsepiu@faw.uni-ulm.de> |
---|
| 70 | |
---|
| 71 | * Makefile.am: ACLOCAL_AMFLAGS= -I $(RTEMS_TOPdir)/macros. |
---|
| 72 | Switch to GNU canonicalization. |
---|
| 73 | |
---|
[fda47cd] | 74 | 2000-10-24 Alan Cudmore <alanc@linuxstart.com> and |
---|
| 75 | Joel Sherrill <joel@OARcorp.com> |
---|
| 76 | |
---|
| 77 | * This is a major reworking of the mips64orion port to use |
---|
| 78 | gcc predefines as much as possible and a big push to multilib |
---|
| 79 | the mips port. The mips64orion port was copied/renamed to mips |
---|
| 80 | to be more like other GNU tools. Alan did most of the technical |
---|
| 81 | work of determining how to map old macro names used by the mips64orion |
---|
| 82 | port to standard compiler macro definitions. Joel did the merge |
---|
| 83 | with CVS magic to keep individual file history and did the BSP |
---|
| 84 | modifications. Details follow: |
---|
| 85 | * Makefile.am: idtmon.h in mips64orion port not present. |
---|
| 86 | * asm.h: MIPS64ORION replaced with MIPS. Frame setup macros added. |
---|
| 87 | * cpu.c: Comments added. |
---|
| 88 | * cpu_asm.S: Conditionals changed. MIPS ISA level 1 support added. |
---|
| 89 | First attempt at exception/interrupt processing for ISA level 1 |
---|
| 90 | and minus any use of IDT/MON added. |
---|
| 91 | * idtcpu.h: Conditionals changed to use gcc predefines. |
---|
| 92 | * iregdef.h: Ditto. |
---|
| 93 | * cpu_asm.h: No real change. Merger required commit. |
---|
| 94 | * rtems/Makefile.am: Ditto. |
---|
| 95 | * rtems/score/Makefile.am: Ditto. |
---|
| 96 | * rtems/score/cpu.h: Change MIPS64ORION to MIPS. |
---|
| 97 | * rtems/score/mips64orion.h: Change MIPS64ORION to MIPS. Convert |
---|
| 98 | from using RTEMS_CPU_MODEL to gcc predefines to figre things out. |
---|
| 99 | |
---|
[d7118fd] | 100 | 2000-09-04 Ralf Corsepius <corsepiu@faw.uni-ulm.de> |
---|
| 101 | |
---|
| 102 | * Makefile.am: Include compile.am. |
---|
| 103 | |
---|
[e94ad1fe] | 104 | 2000-08-10 Joel Sherrill <joel@OARcorp.com> |
---|
| 105 | |
---|
| 106 | * ChangeLog: New file. |
---|