source: rtems/cpukit/score/cpu/lm32/rtems/score/types.h @ 53eafcb

4.115
Last change on this file since 53eafcb was 89b85e51, checked in by Sebastian Huber <sebastian.huber@…>, on 07/16/10 at 08:46:29

2010-07-16 Sebastian Huber <sebastian.huber@…>

  • rtems/score/cpu.h: Include <rtems/score/types.h> first.
  • rtems/score/types.h: Use <rtems/score/basedefs.h> header file.
  • Property mode set to 100644
File size: 1.0 KB
Line 
1/**
2 * @file rtems/score/types.h
3 */
4
5/*
6 *  This include file contains type definitions pertaining to the
7 *  Lattice lm32 processor family.
8 *
9 *  COPYRIGHT (c) 1989-2006.
10 *  On-Line Applications Research Corporation (OAR).
11 *
12 *  The license and distribution terms for this file may be
13 *  found in the file LICENSE in this distribution or at
14 *  http://www.rtems.com/license/LICENSE.
15 *
16 *  $Id$
17 *
18 *  Jukka Pietarinen <jukka.pietarinen@mrf.fi>, 2008,
19 *  Micro-Research Finland Oy
20 */
21
22#ifndef _RTEMS_SCORE_TYPES_H
23#define _RTEMS_SCORE_TYPES_H
24
25#include <rtems/score/basedefs.h>
26
27#ifndef ASM
28
29#ifdef __cplusplus
30extern "C" {
31#endif
32
33/*
34 *  This section defines the basic types for this processor.
35 */
36
37/** This defines the type for a priority bit map entry. */
38typedef uint16_t Priority_Bit_map_control;
39
40/** This defines the return type for an ISR entry point. */
41typedef void lm32_isr;
42
43/** This defines the prototype for an ISR entry point. */
44typedef lm32_isr ( *lm32_isr_entry )( void );
45
46#ifdef __cplusplus
47}
48#endif
49
50#endif  /* !ASM */
51
52#endif
Note: See TracBrowser for help on using the repository browser.