1 | /** |
---|
2 | * @file |
---|
3 | * |
---|
4 | * @brief Definitions for ATmega32U4 |
---|
5 | * |
---|
6 | * This file should only be included from <avr/io.h>, never directly. |
---|
7 | */ |
---|
8 | |
---|
9 | /* Copyright (c) 2008 Atmel Corporation |
---|
10 | All rights reserved. |
---|
11 | |
---|
12 | Redistribution and use in source and binary forms, with or without |
---|
13 | modification, are permitted provided that the following conditions are met: |
---|
14 | |
---|
15 | * Redistributions of source code must retain the above copyright |
---|
16 | notice, this list of conditions and the following disclaimer. |
---|
17 | |
---|
18 | * Redistributions in binary form must reproduce the above copyright |
---|
19 | notice, this list of conditions and the following disclaimer in |
---|
20 | the documentation and/or other materials provided with the |
---|
21 | distribution. |
---|
22 | |
---|
23 | * Neither the name of the copyright holders nor the names of |
---|
24 | contributors may be used to endorse or promote products derived |
---|
25 | from this software without specific prior written permission. |
---|
26 | |
---|
27 | THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
---|
28 | AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
---|
29 | IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
---|
30 | ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE |
---|
31 | LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR |
---|
32 | CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF |
---|
33 | SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS |
---|
34 | INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN |
---|
35 | CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) |
---|
36 | ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
---|
37 | POSSIBILITY OF SUCH DAMAGE. |
---|
38 | */ |
---|
39 | |
---|
40 | |
---|
41 | /* avr/iom32u4.h - definitions for ATmega32U4. */ |
---|
42 | |
---|
43 | /* This file should only be included from <avr/io.h>, never directly. */ |
---|
44 | |
---|
45 | #ifndef _AVR_IO_H_ |
---|
46 | # error "Include <avr/io.h> instead of this file." |
---|
47 | #endif |
---|
48 | |
---|
49 | #ifndef _AVR_IOXXX_H_ |
---|
50 | # define _AVR_IOXXX_H_ "iom32u4.h" |
---|
51 | #else |
---|
52 | # error "Attempt to include more than one <avr/ioXXX.h> file." |
---|
53 | #endif |
---|
54 | |
---|
55 | |
---|
56 | #ifndef _AVR_IOM32U4_H_ |
---|
57 | #define _AVR_IOM32U4_H_ 1 |
---|
58 | |
---|
59 | /** |
---|
60 | * @defgroup AvrDef_iom32u4 ATmega32U4 Definitions |
---|
61 | * |
---|
62 | * @ingroup avr |
---|
63 | * |
---|
64 | */ |
---|
65 | /**@{**/ |
---|
66 | |
---|
67 | /* Registers and associated bit numbers */ |
---|
68 | |
---|
69 | #define PINB _SFR_IO8(0x03) |
---|
70 | #define PINB0 0 |
---|
71 | #define PINB1 1 |
---|
72 | #define PINB2 2 |
---|
73 | #define PINB3 3 |
---|
74 | #define PINB4 4 |
---|
75 | #define PINB5 5 |
---|
76 | #define PINB6 6 |
---|
77 | #define PINB7 7 |
---|
78 | |
---|
79 | #define DDRB _SFR_IO8(0x04) |
---|
80 | #define DDB0 0 |
---|
81 | #define DDB1 1 |
---|
82 | #define DDB2 2 |
---|
83 | #define DDB3 3 |
---|
84 | #define DDB4 4 |
---|
85 | #define DDB5 5 |
---|
86 | #define DDB6 6 |
---|
87 | #define DDB7 7 |
---|
88 | |
---|
89 | #define PORTB _SFR_IO8(0x05) |
---|
90 | #define PORTB0 0 |
---|
91 | #define PORTB1 1 |
---|
92 | #define PORTB2 2 |
---|
93 | #define PORTB3 3 |
---|
94 | #define PORTB4 4 |
---|
95 | #define PORTB5 5 |
---|
96 | #define PORTB6 6 |
---|
97 | #define PORTB7 7 |
---|
98 | |
---|
99 | #define PINC _SFR_IO8(0x06) |
---|
100 | #define PINC6 6 |
---|
101 | #define PINC7 7 |
---|
102 | |
---|
103 | #define DDRC _SFR_IO8(0x07) |
---|
104 | #define DDC6 6 |
---|
105 | #define DDC7 7 |
---|
106 | |
---|
107 | #define PORTC _SFR_IO8(0x08) |
---|
108 | #define PORTC6 6 |
---|
109 | #define PORTC7 7 |
---|
110 | |
---|
111 | #define PIND _SFR_IO8(0x09) |
---|
112 | #define PIND0 0 |
---|
113 | #define PIND1 1 |
---|
114 | #define PIND2 2 |
---|
115 | #define PIND3 3 |
---|
116 | #define PIND4 4 |
---|
117 | #define PIND5 5 |
---|
118 | #define PIND6 6 |
---|
119 | #define PIND7 7 |
---|
120 | |
---|
121 | #define DDRD _SFR_IO8(0x0A) |
---|
122 | #define DDD0 0 |
---|
123 | #define DDD1 1 |
---|
124 | #define DDD2 2 |
---|
125 | #define DDD3 3 |
---|
126 | #define DDD4 4 |
---|
127 | #define DDD5 5 |
---|
128 | #define DDD6 6 |
---|
129 | #define DDD7 7 |
---|
130 | |
---|
131 | #define PORTD _SFR_IO8(0x0B) |
---|
132 | #define PORTD0 0 |
---|
133 | #define PORTD1 1 |
---|
134 | #define PORTD2 2 |
---|
135 | #define PORTD3 3 |
---|
136 | #define PORTD4 4 |
---|
137 | #define PORTD5 5 |
---|
138 | #define PORTD6 6 |
---|
139 | #define PORTD7 7 |
---|
140 | |
---|
141 | #define PINE _SFR_IO8(0x0C) |
---|
142 | #define PINE2 2 |
---|
143 | #define PINE6 6 |
---|
144 | |
---|
145 | #define DDRE _SFR_IO8(0x0D) |
---|
146 | #define DDE2 2 |
---|
147 | #define DDE6 6 |
---|
148 | |
---|
149 | #define PORTE _SFR_IO8(0x0E) |
---|
150 | #define PORTE2 2 |
---|
151 | #define PORTE6 6 |
---|
152 | |
---|
153 | #define PINF _SFR_IO8(0x0F) |
---|
154 | #define PINF0 0 |
---|
155 | #define PINF1 1 |
---|
156 | #define PINF4 4 |
---|
157 | #define PINF5 5 |
---|
158 | #define PINF6 6 |
---|
159 | #define PINF7 7 |
---|
160 | |
---|
161 | #define DDRF _SFR_IO8(0x10) |
---|
162 | #define DDF0 0 |
---|
163 | #define DDF1 1 |
---|
164 | #define DDF4 4 |
---|
165 | #define DDF5 5 |
---|
166 | #define DDF6 6 |
---|
167 | #define DDF7 7 |
---|
168 | |
---|
169 | #define PORTF _SFR_IO8(0x11) |
---|
170 | #define PORTF0 0 |
---|
171 | #define PORTF1 1 |
---|
172 | #define PORTF4 4 |
---|
173 | #define PORTF5 5 |
---|
174 | #define PORTF6 6 |
---|
175 | #define PORTF7 7 |
---|
176 | |
---|
177 | #define TIFR0 _SFR_IO8(0x15) |
---|
178 | #define TOV0 0 |
---|
179 | #define OCF0A 1 |
---|
180 | #define OCF0B 2 |
---|
181 | |
---|
182 | #define TIFR1 _SFR_IO8(0x16) |
---|
183 | #define TOV1 0 |
---|
184 | #define OCF1A 1 |
---|
185 | #define OCF1B 2 |
---|
186 | #define OCF1C 3 |
---|
187 | #define ICF1 5 |
---|
188 | |
---|
189 | #define TIFR2 _SFR_IO8(0x17) |
---|
190 | #define TOV2 0 |
---|
191 | #define OCF2A 1 |
---|
192 | #define OCF2B 2 |
---|
193 | |
---|
194 | #define TIFR3 _SFR_IO8(0x18) |
---|
195 | #define TOV3 0 |
---|
196 | #define OCF3A 1 |
---|
197 | #define OCF3B 2 |
---|
198 | #define OCF3C 3 |
---|
199 | #define ICF3 5 |
---|
200 | |
---|
201 | #define TIFR4 _SFR_IO8(0x19) |
---|
202 | #define TOV4 2 |
---|
203 | #define OCF4B 5 |
---|
204 | #define OCF4A 6 |
---|
205 | #define OCF4D 7 |
---|
206 | |
---|
207 | #define TIFR5 _SFR_IO8(0x1A) |
---|
208 | |
---|
209 | #define PCIFR _SFR_IO8(0x1B) |
---|
210 | #define PCIF0 0 |
---|
211 | |
---|
212 | #define EIFR _SFR_IO8(0x1C) |
---|
213 | #define INTF0 0 |
---|
214 | #define INTF1 1 |
---|
215 | #define INTF2 2 |
---|
216 | #define INTF3 3 |
---|
217 | #define INTF4 4 |
---|
218 | #define INTF5 5 |
---|
219 | #define INTF6 6 |
---|
220 | #define INTF7 7 |
---|
221 | |
---|
222 | #define EIMSK _SFR_IO8(0x1D) |
---|
223 | #define INT0 0 |
---|
224 | #define INT1 1 |
---|
225 | #define INT2 2 |
---|
226 | #define INT3 3 |
---|
227 | #define INT4 4 |
---|
228 | #define INT5 5 |
---|
229 | #define INT6 6 |
---|
230 | #define INT7 7 |
---|
231 | |
---|
232 | #define GPIOR0 _SFR_IO8(0x1E) |
---|
233 | #define GPIOR00 0 |
---|
234 | #define GPIOR01 1 |
---|
235 | #define GPIOR02 2 |
---|
236 | #define GPIOR03 3 |
---|
237 | #define GPIOR04 4 |
---|
238 | #define GPIOR05 5 |
---|
239 | #define GPIOR06 6 |
---|
240 | #define GPIOR07 7 |
---|
241 | |
---|
242 | #define EECR _SFR_IO8(0x1F) |
---|
243 | #define EERE 0 |
---|
244 | #define EEPE 1 |
---|
245 | #define EEMPE 2 |
---|
246 | #define EERIE 3 |
---|
247 | #define EEPM0 4 |
---|
248 | #define EEPM1 5 |
---|
249 | |
---|
250 | #define EEDR _SFR_IO8(0x20) |
---|
251 | #define EEDR0 0 |
---|
252 | #define EEDR1 1 |
---|
253 | #define EEDR2 2 |
---|
254 | #define EEDR3 3 |
---|
255 | #define EEDR4 4 |
---|
256 | #define EEDR5 5 |
---|
257 | #define EEDR6 6 |
---|
258 | #define EEDR7 7 |
---|
259 | |
---|
260 | #define EEAR _SFR_IO16(0x21) |
---|
261 | |
---|
262 | #define EEARL _SFR_IO8(0x21) |
---|
263 | #define EEAR0 0 |
---|
264 | #define EEAR1 1 |
---|
265 | #define EEAR2 2 |
---|
266 | #define EEAR3 3 |
---|
267 | #define EEAR4 4 |
---|
268 | #define EEAR5 5 |
---|
269 | #define EEAR6 6 |
---|
270 | #define EEAR7 7 |
---|
271 | |
---|
272 | #define EEARH _SFR_IO8(0x22) |
---|
273 | #define EEAR8 0 |
---|
274 | #define EEAR9 1 |
---|
275 | #define EEAR10 2 |
---|
276 | #define EEAR11 3 |
---|
277 | |
---|
278 | #define GTCCR _SFR_IO8(0x23) |
---|
279 | #define PSRSYNC 0 |
---|
280 | #define PSRASY 1 |
---|
281 | #define TSM 7 |
---|
282 | |
---|
283 | #define TCCR0A _SFR_IO8(0x24) |
---|
284 | #define WGM00 0 |
---|
285 | #define WGM01 1 |
---|
286 | #define COM0B0 4 |
---|
287 | #define COM0B1 5 |
---|
288 | #define COM0A0 6 |
---|
289 | #define COM0A1 7 |
---|
290 | |
---|
291 | #define TCCR0B _SFR_IO8(0x25) |
---|
292 | #define CS00 0 |
---|
293 | #define CS01 1 |
---|
294 | #define CS02 2 |
---|
295 | #define WGM02 3 |
---|
296 | #define FOC0B 6 |
---|
297 | #define FOC0A 7 |
---|
298 | |
---|
299 | #define TCNT0 _SFR_IO8(0x26) |
---|
300 | #define TCNT0_0 0 |
---|
301 | #define TCNT0_1 1 |
---|
302 | #define TCNT0_2 2 |
---|
303 | #define TCNT0_3 3 |
---|
304 | #define TCNT0_4 4 |
---|
305 | #define TCNT0_5 5 |
---|
306 | #define TCNT0_6 6 |
---|
307 | #define TCNT0_7 7 |
---|
308 | |
---|
309 | #define OCR0A _SFR_IO8(0x27) |
---|
310 | #define OCR0A_0 0 |
---|
311 | #define OCR0A_1 1 |
---|
312 | #define OCR0A_2 2 |
---|
313 | #define OCR0A_3 3 |
---|
314 | #define OCR0A_4 4 |
---|
315 | #define OCR0A_5 5 |
---|
316 | #define OCR0A_6 6 |
---|
317 | #define OCR0A_7 7 |
---|
318 | |
---|
319 | #define OCR0B _SFR_IO8(0x28) |
---|
320 | #define OCR0B_0 0 |
---|
321 | #define OCR0B_1 1 |
---|
322 | #define OCR0B_2 2 |
---|
323 | #define OCR0B_3 3 |
---|
324 | #define OCR0B_4 4 |
---|
325 | #define OCR0B_5 5 |
---|
326 | #define OCR0B_6 6 |
---|
327 | #define OCR0B_7 7 |
---|
328 | |
---|
329 | #define PLLCSR _SFR_IO8(0x29) |
---|
330 | #define PLOCK 0 |
---|
331 | #define PLLE 1 |
---|
332 | #define PINDIV 4 |
---|
333 | |
---|
334 | #define GPIOR1 _SFR_IO8(0x2A) |
---|
335 | #define GPIOR10 0 |
---|
336 | #define GPIOR11 1 |
---|
337 | #define GPIOR12 2 |
---|
338 | #define GPIOR13 3 |
---|
339 | #define GPIOR14 4 |
---|
340 | #define GPIOR15 5 |
---|
341 | #define GPIOR16 6 |
---|
342 | #define GPIOR17 7 |
---|
343 | |
---|
344 | #define GPIOR2 _SFR_IO8(0x2B) |
---|
345 | #define GPIOR20 0 |
---|
346 | #define GPIOR21 1 |
---|
347 | #define GPIOR22 2 |
---|
348 | #define GPIOR23 3 |
---|
349 | #define GPIOR24 4 |
---|
350 | #define GPIOR25 5 |
---|
351 | #define GPIOR26 6 |
---|
352 | #define GPIOR27 7 |
---|
353 | |
---|
354 | #define SPCR _SFR_IO8(0x2C) |
---|
355 | #define SPR0 0 |
---|
356 | #define SPR1 1 |
---|
357 | #define CPHA 2 |
---|
358 | #define CPOL 3 |
---|
359 | #define MSTR 4 |
---|
360 | #define DORD 5 |
---|
361 | #define SPE 6 |
---|
362 | #define SPIE 7 |
---|
363 | |
---|
364 | #define SPSR _SFR_IO8(0x2D) |
---|
365 | #define SPI2X 0 |
---|
366 | #define WCOL 6 |
---|
367 | #define SPIF 7 |
---|
368 | |
---|
369 | #define SPDR _SFR_IO8(0x2E) |
---|
370 | #define SPDR0 0 |
---|
371 | #define SPDR1 1 |
---|
372 | #define SPDR2 2 |
---|
373 | #define SPDR3 3 |
---|
374 | #define SPDR4 4 |
---|
375 | #define SPDR5 5 |
---|
376 | #define SPDR6 6 |
---|
377 | #define SPDR7 7 |
---|
378 | |
---|
379 | #define ACSR _SFR_IO8(0x30) |
---|
380 | #define ACIS0 0 |
---|
381 | #define ACIS1 1 |
---|
382 | #define ACIC 2 |
---|
383 | #define ACIE 3 |
---|
384 | #define ACI 4 |
---|
385 | #define ACO 5 |
---|
386 | #define ACBG 6 |
---|
387 | #define ACD 7 |
---|
388 | |
---|
389 | #define OCDR _SFR_IO8(0x31) |
---|
390 | #define OCDR0 0 |
---|
391 | #define OCDR1 1 |
---|
392 | #define OCDR2 2 |
---|
393 | #define OCDR3 3 |
---|
394 | #define OCDR4 4 |
---|
395 | #define OCDR5 5 |
---|
396 | #define OCDR6 6 |
---|
397 | #define OCDR7 7 |
---|
398 | |
---|
399 | #define PLLFRQ _SFR_IO8(0x32) |
---|
400 | #define PDIV0 0 |
---|
401 | #define PDIV1 1 |
---|
402 | #define PDIV2 2 |
---|
403 | #define PDIV3 3 |
---|
404 | #define PLLTM0 4 |
---|
405 | #define PLLTM1 5 |
---|
406 | #define PLLUSB 6 |
---|
407 | #define PINMUX 7 |
---|
408 | |
---|
409 | #define SMCR _SFR_IO8(0x33) |
---|
410 | #define SE 0 |
---|
411 | #define SM0 1 |
---|
412 | #define SM1 2 |
---|
413 | #define SM2 3 |
---|
414 | |
---|
415 | #define MCUSR _SFR_IO8(0x34) |
---|
416 | #define PORF 0 |
---|
417 | #define EXTRF 1 |
---|
418 | #define BORF 2 |
---|
419 | #define WDRF 3 |
---|
420 | #define JTRF 4 |
---|
421 | |
---|
422 | #define MCUCR _SFR_IO8(0x35) |
---|
423 | #define IVCE 0 |
---|
424 | #define IVSEL 1 |
---|
425 | #define PUD 4 |
---|
426 | #define JTD 7 |
---|
427 | |
---|
428 | #define SPMCSR _SFR_IO8(0x37) |
---|
429 | #define SPMEN 0 |
---|
430 | #define PGERS 1 |
---|
431 | #define PGWRT 2 |
---|
432 | #define BLBSET 3 |
---|
433 | #define RWWSRE 4 |
---|
434 | #define SIGRD 5 |
---|
435 | #define RWWSB 6 |
---|
436 | #define SPMIE 7 |
---|
437 | |
---|
438 | #define RAMPZ _SFR_IO8(0x3B) |
---|
439 | #define RAMPZ0 0 |
---|
440 | |
---|
441 | #define EIND _SFR_IO8(0x3C) |
---|
442 | #define EIND0 0 |
---|
443 | |
---|
444 | #define WDTCSR _SFR_MEM8(0x60) |
---|
445 | #define WDP0 0 |
---|
446 | #define WDP1 1 |
---|
447 | #define WDP2 2 |
---|
448 | #define WDE 3 |
---|
449 | #define WDCE 4 |
---|
450 | #define WDP3 5 |
---|
451 | #define WDIE 6 |
---|
452 | #define WDIF 7 |
---|
453 | |
---|
454 | #define CLKPR _SFR_MEM8(0x61) |
---|
455 | #define CLKPS0 0 |
---|
456 | #define CLKPS1 1 |
---|
457 | #define CLKPS2 2 |
---|
458 | #define CLKPS3 3 |
---|
459 | #define CLKPCE 7 |
---|
460 | |
---|
461 | #define PRR0 _SFR_MEM8(0x64) |
---|
462 | #define PRADC 0 |
---|
463 | #define PRUSART0 1 |
---|
464 | #define PRSPI 2 |
---|
465 | #define PRTIM1 3 |
---|
466 | #define PRTIM0 5 |
---|
467 | #define PRTIM2 6 |
---|
468 | #define PRTWI 7 |
---|
469 | |
---|
470 | #define PRR1 _SFR_MEM8(0x65) |
---|
471 | #define PRUSART1 0 |
---|
472 | #define PRTIM3 3 |
---|
473 | #define PRUSB 7 |
---|
474 | |
---|
475 | #define OSCCAL _SFR_MEM8(0x66) |
---|
476 | #define CAL0 0 |
---|
477 | #define CAL1 1 |
---|
478 | #define CAL2 2 |
---|
479 | #define CAL3 3 |
---|
480 | #define CAL4 4 |
---|
481 | #define CAL5 5 |
---|
482 | #define CAL6 6 |
---|
483 | #define CAL7 7 |
---|
484 | |
---|
485 | #define RCCTRL _SFR_MEM8(0x67) |
---|
486 | #define RCFREQ 0 |
---|
487 | |
---|
488 | #define PCICR _SFR_MEM8(0x68) |
---|
489 | #define PCIE0 0 |
---|
490 | |
---|
491 | #define EICRA _SFR_MEM8(0x69) |
---|
492 | #define ISC00 0 |
---|
493 | #define ISC01 1 |
---|
494 | #define ISC10 2 |
---|
495 | #define ISC11 3 |
---|
496 | #define ISC20 4 |
---|
497 | #define ISC21 5 |
---|
498 | #define ISC30 6 |
---|
499 | #define ISC31 7 |
---|
500 | |
---|
501 | #define EICRB _SFR_MEM8(0x6A) |
---|
502 | #define ISC40 0 |
---|
503 | #define ISC41 1 |
---|
504 | #define ISC50 2 |
---|
505 | #define ISC51 3 |
---|
506 | #define ISC60 4 |
---|
507 | #define ISC61 5 |
---|
508 | #define ISC70 6 |
---|
509 | #define ISC71 7 |
---|
510 | |
---|
511 | #define PCMSK0 _SFR_MEM8(0x6B) |
---|
512 | #define PCINT0 0 |
---|
513 | #define PCINT1 1 |
---|
514 | #define PCINT2 2 |
---|
515 | #define PCINT3 3 |
---|
516 | #define PCINT4 4 |
---|
517 | #define PCINT5 5 |
---|
518 | #define PCINT6 6 |
---|
519 | #define PCINT7 7 |
---|
520 | |
---|
521 | #define PCMSK1 _SFR_MEM8(0x6C) |
---|
522 | |
---|
523 | #define PCMSK2 _SFR_MEM8(0x6D) |
---|
524 | |
---|
525 | #define TIMSK0 _SFR_MEM8(0x6E) |
---|
526 | #define TOIE0 0 |
---|
527 | #define OCIE0A 1 |
---|
528 | #define OCIE0B 2 |
---|
529 | |
---|
530 | #define TIMSK1 _SFR_MEM8(0x6F) |
---|
531 | #define TOIE1 0 |
---|
532 | #define OCIE1A 1 |
---|
533 | #define OCIE1B 2 |
---|
534 | #define OCIE1C 3 |
---|
535 | #define ICIE1 5 |
---|
536 | |
---|
537 | #define TIMSK2 _SFR_MEM8(0x70) |
---|
538 | #define TOIE2 0 |
---|
539 | #define OCIE2A 1 |
---|
540 | #define OCIE2B 2 |
---|
541 | |
---|
542 | #define TIMSK3 _SFR_MEM8(0x71) |
---|
543 | #define TOIE3 0 |
---|
544 | #define OCIE3A 1 |
---|
545 | #define OCIE3B 2 |
---|
546 | #define OCIE3C 3 |
---|
547 | #define ICIE3 5 |
---|
548 | |
---|
549 | #define TIMSK4 _SFR_MEM8(0x72) |
---|
550 | #define TOIE4 2 |
---|
551 | #define OCIE4B 5 |
---|
552 | #define OCIE4A 6 |
---|
553 | #define OCIE4D 7 |
---|
554 | |
---|
555 | #define TIMSK5 _SFR_MEM8(0x73) |
---|
556 | |
---|
557 | #define ADC _SFR_MEM16(0x78) |
---|
558 | |
---|
559 | #define ADCL _SFR_MEM8(0x78) |
---|
560 | #define ADCL0 0 |
---|
561 | #define ADCL1 1 |
---|
562 | #define ADCL2 2 |
---|
563 | #define ADCL3 3 |
---|
564 | #define ADCL4 4 |
---|
565 | #define ADCL5 5 |
---|
566 | #define ADCL6 6 |
---|
567 | #define ADCL7 7 |
---|
568 | |
---|
569 | #define ADCH _SFR_MEM8(0x79) |
---|
570 | #define ADCH0 0 |
---|
571 | #define ADCH1 1 |
---|
572 | #define ADCH2 2 |
---|
573 | #define ADCH3 3 |
---|
574 | #define ADCH4 4 |
---|
575 | #define ADCH5 5 |
---|
576 | #define ADCH6 6 |
---|
577 | #define ADCH7 7 |
---|
578 | |
---|
579 | #define ADCSRA _SFR_MEM8(0x7A) |
---|
580 | #define ADPS0 0 |
---|
581 | #define ADPS1 1 |
---|
582 | #define ADPS2 2 |
---|
583 | #define ADIE 3 |
---|
584 | #define ADIF 4 |
---|
585 | #define ADATE 5 |
---|
586 | #define ADSC 6 |
---|
587 | #define ADEN 7 |
---|
588 | |
---|
589 | #define ADCSRB _SFR_MEM8(0x7B) |
---|
590 | #define ADTS0 0 |
---|
591 | #define ADTS1 1 |
---|
592 | #define ADTS2 2 |
---|
593 | #define ADTS3 4 |
---|
594 | #define MUX5 5 |
---|
595 | #define ACME 6 |
---|
596 | #define ADHSM 7 |
---|
597 | |
---|
598 | #define ADMUX _SFR_MEM8(0x7C) |
---|
599 | #define MUX0 0 |
---|
600 | #define MUX1 1 |
---|
601 | #define MUX2 2 |
---|
602 | #define MUX3 3 |
---|
603 | #define MUX4 4 |
---|
604 | #define ADLAR 5 |
---|
605 | #define REFS0 6 |
---|
606 | #define REFS1 7 |
---|
607 | |
---|
608 | #define DIDR2 _SFR_MEM8(0x7D) |
---|
609 | #define ADC8D 0 |
---|
610 | #define ADC9D 1 |
---|
611 | #define ADC10D 2 |
---|
612 | #define ADC11D 3 |
---|
613 | #define ADC12D 4 |
---|
614 | #define ADC13D 5 |
---|
615 | |
---|
616 | #define DIDR0 _SFR_MEM8(0x7E) |
---|
617 | #define ADC0D 0 |
---|
618 | #define ADC1D 1 |
---|
619 | #define ADC2D 2 |
---|
620 | #define ADC3D 3 |
---|
621 | #define ADC4D 4 |
---|
622 | #define ADC5D 5 |
---|
623 | #define ADC6D 6 |
---|
624 | #define ADC7D 7 |
---|
625 | |
---|
626 | #define DIDR1 _SFR_MEM8(0x7F) |
---|
627 | #define AIN0D 0 |
---|
628 | #define AIN1D 1 |
---|
629 | |
---|
630 | #define TCCR1A _SFR_MEM8(0x80) |
---|
631 | #define WGM10 0 |
---|
632 | #define WGM11 1 |
---|
633 | #define COM1C0 2 |
---|
634 | #define COM1C1 3 |
---|
635 | #define COM1B0 4 |
---|
636 | #define COM1B1 5 |
---|
637 | #define COM1A0 6 |
---|
638 | #define COM1A1 7 |
---|
639 | |
---|
640 | #define TCCR1B _SFR_MEM8(0x81) |
---|
641 | #define CS10 0 |
---|
642 | #define CS11 1 |
---|
643 | #define CS12 2 |
---|
644 | #define WGM12 3 |
---|
645 | #define WGM13 4 |
---|
646 | #define ICES1 6 |
---|
647 | #define ICNC1 7 |
---|
648 | |
---|
649 | #define TCCR1C _SFR_MEM8(0x82) |
---|
650 | #define FOC1C 5 |
---|
651 | #define FOC1B 6 |
---|
652 | #define FOC1A 7 |
---|
653 | |
---|
654 | #define TCNT1 _SFR_MEM16(0x84) |
---|
655 | |
---|
656 | #define TCNT1L _SFR_MEM8(0x84) |
---|
657 | #define TCNT1L0 0 |
---|
658 | #define TCNT1L1 1 |
---|
659 | #define TCNT1L2 2 |
---|
660 | #define TCNT1L3 3 |
---|
661 | #define TCNT1L4 4 |
---|
662 | #define TCNT1L5 5 |
---|
663 | #define TCNT1L6 6 |
---|
664 | #define TCNT1L7 7 |
---|
665 | |
---|
666 | #define TCNT1H _SFR_MEM8(0x85) |
---|
667 | #define TCNT1H0 0 |
---|
668 | #define TCNT1H1 1 |
---|
669 | #define TCNT1H2 2 |
---|
670 | #define TCNT1H3 3 |
---|
671 | #define TCNT1H4 4 |
---|
672 | #define TCNT1H5 5 |
---|
673 | #define TCNT1H6 6 |
---|
674 | #define TCNT1H7 7 |
---|
675 | |
---|
676 | #define ICR1 _SFR_MEM16(0x86) |
---|
677 | |
---|
678 | #define ICR1L _SFR_MEM8(0x86) |
---|
679 | #define ICR1L0 0 |
---|
680 | #define ICR1L1 1 |
---|
681 | #define ICR1L2 2 |
---|
682 | #define ICR1L3 3 |
---|
683 | #define ICR1L4 4 |
---|
684 | #define ICR1L5 5 |
---|
685 | #define ICR1L6 6 |
---|
686 | #define ICR1L7 7 |
---|
687 | |
---|
688 | #define ICR1H _SFR_MEM8(0x87) |
---|
689 | #define ICR1H0 0 |
---|
690 | #define ICR1H1 1 |
---|
691 | #define ICR1H2 2 |
---|
692 | #define ICR1H3 3 |
---|
693 | #define ICR1H4 4 |
---|
694 | #define ICR1H5 5 |
---|
695 | #define ICR1H6 6 |
---|
696 | #define ICR1H7 7 |
---|
697 | |
---|
698 | #define OCR1A _SFR_MEM16(0x88) |
---|
699 | |
---|
700 | #define OCR1AL _SFR_MEM8(0x88) |
---|
701 | #define OCR1AL0 0 |
---|
702 | #define OCR1AL1 1 |
---|
703 | #define OCR1AL2 2 |
---|
704 | #define OCR1AL3 3 |
---|
705 | #define OCR1AL4 4 |
---|
706 | #define OCR1AL5 5 |
---|
707 | #define OCR1AL6 6 |
---|
708 | #define OCR1AL7 7 |
---|
709 | |
---|
710 | #define OCR1AH _SFR_MEM8(0x89) |
---|
711 | #define OCR1AH0 0 |
---|
712 | #define OCR1AH1 1 |
---|
713 | #define OCR1AH2 2 |
---|
714 | #define OCR1AH3 3 |
---|
715 | #define OCR1AH4 4 |
---|
716 | #define OCR1AH5 5 |
---|
717 | #define OCR1AH6 6 |
---|
718 | #define OCR1AH7 7 |
---|
719 | |
---|
720 | #define OCR1B _SFR_MEM16(0x8A) |
---|
721 | |
---|
722 | #define OCR1BL _SFR_MEM8(0x8A) |
---|
723 | #define OCR1BL0 0 |
---|
724 | #define OCR1BL1 1 |
---|
725 | #define OCR1BL2 2 |
---|
726 | #define OCR1BL3 3 |
---|
727 | #define OCR1BL4 4 |
---|
728 | #define OCR1BL5 5 |
---|
729 | #define OCR1BL6 6 |
---|
730 | #define OCR1BL7 7 |
---|
731 | |
---|
732 | #define OCR1BH _SFR_MEM8(0x8B) |
---|
733 | #define OCR1BH0 0 |
---|
734 | #define OCR1BH1 1 |
---|
735 | #define OCR1BH2 2 |
---|
736 | #define OCR1BH3 3 |
---|
737 | #define OCR1BH4 4 |
---|
738 | #define OCR1BH5 5 |
---|
739 | #define OCR1BH6 6 |
---|
740 | #define OCR1BH7 7 |
---|
741 | |
---|
742 | #define OCR1C _SFR_MEM16(0x8C) |
---|
743 | |
---|
744 | #define OCR1CL _SFR_MEM8(0x8C) |
---|
745 | #define OCR1CL0 0 |
---|
746 | #define OCR1CL1 1 |
---|
747 | #define OCR1CL2 2 |
---|
748 | #define OCR1CL3 3 |
---|
749 | #define OCR1CL4 4 |
---|
750 | #define OCR1CL5 5 |
---|
751 | #define OCR1CL6 6 |
---|
752 | #define OCR1CL7 7 |
---|
753 | |
---|
754 | #define OCR1CH _SFR_MEM8(0x8D) |
---|
755 | #define OCR1CH0 0 |
---|
756 | #define OCR1CH1 1 |
---|
757 | #define OCR1CH2 2 |
---|
758 | #define OCR1CH3 3 |
---|
759 | #define OCR1CH4 4 |
---|
760 | #define OCR1CH5 5 |
---|
761 | #define OCR1CH6 6 |
---|
762 | #define OCR1CH7 7 |
---|
763 | |
---|
764 | #define TCCR3A _SFR_MEM8(0x90) |
---|
765 | #define WGM30 0 |
---|
766 | #define WGM31 1 |
---|
767 | #define COM3C0 2 |
---|
768 | #define COM3C1 3 |
---|
769 | #define COM3B0 4 |
---|
770 | #define COM3B1 5 |
---|
771 | #define COM3A0 6 |
---|
772 | #define COM3A1 7 |
---|
773 | |
---|
774 | #define TCCR3B _SFR_MEM8(0x91) |
---|
775 | #define CS30 0 |
---|
776 | #define CS31 1 |
---|
777 | #define CS32 2 |
---|
778 | #define WGM32 3 |
---|
779 | #define WGM33 4 |
---|
780 | #define ICES3 6 |
---|
781 | #define ICNC3 7 |
---|
782 | |
---|
783 | #define TCCR3C _SFR_MEM8(0x92) |
---|
784 | #define FOC3C 5 |
---|
785 | #define FOC3B 6 |
---|
786 | #define FOC3A 7 |
---|
787 | |
---|
788 | #define TCNT3 _SFR_MEM16(0x94) |
---|
789 | |
---|
790 | #define TCNT3L _SFR_MEM8(0x94) |
---|
791 | #define TCNT3L0 0 |
---|
792 | #define TCNT3L1 1 |
---|
793 | #define TCNT3L2 2 |
---|
794 | #define TCNT3L3 3 |
---|
795 | #define TCNT3L4 4 |
---|
796 | #define TCNT3L5 5 |
---|
797 | #define TCNT3L6 6 |
---|
798 | #define TCNT3L7 7 |
---|
799 | |
---|
800 | #define TCNT3H _SFR_MEM8(0x95) |
---|
801 | #define TCNT3H0 0 |
---|
802 | #define TCNT3H1 1 |
---|
803 | #define TCNT3H2 2 |
---|
804 | #define TCNT3H3 3 |
---|
805 | #define TCNT3H4 4 |
---|
806 | #define TCNT3H5 5 |
---|
807 | #define TCNT3H6 6 |
---|
808 | #define TCNT3H7 7 |
---|
809 | |
---|
810 | #define ICR3 _SFR_MEM16(0x96) |
---|
811 | |
---|
812 | #define ICR3L _SFR_MEM8(0x96) |
---|
813 | #define ICR3L0 0 |
---|
814 | #define ICR3L1 1 |
---|
815 | #define ICR3L2 2 |
---|
816 | #define ICR3L3 3 |
---|
817 | #define ICR3L4 4 |
---|
818 | #define ICR3L5 5 |
---|
819 | #define ICR3L6 6 |
---|
820 | #define ICR3L7 7 |
---|
821 | |
---|
822 | #define ICR3H _SFR_MEM8(0x97) |
---|
823 | #define ICR3H0 0 |
---|
824 | #define ICR3H1 1 |
---|
825 | #define ICR3H2 2 |
---|
826 | #define ICR3H3 3 |
---|
827 | #define ICR3H4 4 |
---|
828 | #define ICR3H5 5 |
---|
829 | #define ICR3H6 6 |
---|
830 | #define ICR3H7 7 |
---|
831 | |
---|
832 | #define OCR3A _SFR_MEM16(0x98) |
---|
833 | |
---|
834 | #define OCR3AL _SFR_MEM8(0x98) |
---|
835 | #define OCR3AL0 0 |
---|
836 | #define OCR3AL1 1 |
---|
837 | #define OCR3AL2 2 |
---|
838 | #define OCR3AL3 3 |
---|
839 | #define OCR3AL4 4 |
---|
840 | #define OCR3AL5 5 |
---|
841 | #define OCR3AL6 6 |
---|
842 | #define OCR3AL7 7 |
---|
843 | |
---|
844 | #define OCR3AH _SFR_MEM8(0x99) |
---|
845 | #define OCR3AH0 0 |
---|
846 | #define OCR3AH1 1 |
---|
847 | #define OCR3AH2 2 |
---|
848 | #define OCR3AH3 3 |
---|
849 | #define OCR3AH4 4 |
---|
850 | #define OCR3AH5 5 |
---|
851 | #define OCR3AH6 6 |
---|
852 | #define OCR3AH7 7 |
---|
853 | |
---|
854 | #define OCR3B _SFR_MEM16(0x9A) |
---|
855 | |
---|
856 | #define OCR3BL _SFR_MEM8(0x9A) |
---|
857 | #define OCR3BL0 0 |
---|
858 | #define OCR3BL1 1 |
---|
859 | #define OCR3BL2 2 |
---|
860 | #define OCR3BL3 3 |
---|
861 | #define OCR3BL4 4 |
---|
862 | #define OCR3BL5 5 |
---|
863 | #define OCR3BL6 6 |
---|
864 | #define OCR3BL7 7 |
---|
865 | |
---|
866 | #define OCR3BH _SFR_MEM8(0x9B) |
---|
867 | #define OCR3BH0 0 |
---|
868 | #define OCR3BH1 1 |
---|
869 | #define OCR3BH2 2 |
---|
870 | #define OCR3BH3 3 |
---|
871 | #define OCR3BH4 4 |
---|
872 | #define OCR3BH5 5 |
---|
873 | #define OCR3BH6 6 |
---|
874 | #define OCR3BH7 7 |
---|
875 | |
---|
876 | #define OCR3C _SFR_MEM16(0x9C) |
---|
877 | |
---|
878 | #define OCR3CL _SFR_MEM8(0x9C) |
---|
879 | #define OCR3CL0 0 |
---|
880 | #define OCR3CL1 1 |
---|
881 | #define OCR3CL2 2 |
---|
882 | #define OCR3CL3 3 |
---|
883 | #define OCR3CL4 4 |
---|
884 | #define OCR3CL5 5 |
---|
885 | #define OCR3CL6 6 |
---|
886 | #define OCR3CL7 7 |
---|
887 | |
---|
888 | #define OCR3CH _SFR_MEM8(0x9D) |
---|
889 | #define OCR3CH0 0 |
---|
890 | #define OCR3CH1 1 |
---|
891 | #define OCR3CH2 2 |
---|
892 | #define OCR3CH3 3 |
---|
893 | #define OCR3CH4 4 |
---|
894 | #define OCR3CH5 5 |
---|
895 | #define OCR3CH6 6 |
---|
896 | #define OCR3CH7 7 |
---|
897 | |
---|
898 | #define UHCON _SFR_MEM8(0x9E) |
---|
899 | |
---|
900 | #define UHINT _SFR_MEM8(0x9F) |
---|
901 | |
---|
902 | #define UHIEN _SFR_MEM8(0xA0) |
---|
903 | |
---|
904 | #define UHADDR _SFR_MEM8(0xA1) |
---|
905 | |
---|
906 | #define UHFNUM _SFR_MEM16(0xA2) |
---|
907 | |
---|
908 | #define UHFNUML _SFR_MEM8(0xA2) |
---|
909 | |
---|
910 | #define UHFNUMH _SFR_MEM8(0xA3) |
---|
911 | |
---|
912 | #define UHFLEN _SFR_MEM8(0xA4) |
---|
913 | |
---|
914 | #define UPINRQX _SFR_MEM8(0xA5) |
---|
915 | |
---|
916 | #define UPINTX _SFR_MEM8(0xA6) |
---|
917 | |
---|
918 | #define UPNUM _SFR_MEM8(0xA7) |
---|
919 | |
---|
920 | #define UPRST _SFR_MEM8(0xA8) |
---|
921 | |
---|
922 | #define UPCONX _SFR_MEM8(0xA9) |
---|
923 | |
---|
924 | #define UPCFG0X _SFR_MEM8(0xAA) |
---|
925 | |
---|
926 | #define UPCFG1X _SFR_MEM8(0xAB) |
---|
927 | |
---|
928 | #define UPSTAX _SFR_MEM8(0xAC) |
---|
929 | |
---|
930 | #define UPCFG2X _SFR_MEM8(0xAD) |
---|
931 | |
---|
932 | #define UPIENX _SFR_MEM8(0xAE) |
---|
933 | |
---|
934 | #define UPDATX _SFR_MEM8(0xAF) |
---|
935 | |
---|
936 | #define TCCR2A _SFR_MEM8(0xB0) |
---|
937 | #define WGM20 0 |
---|
938 | #define WGM21 1 |
---|
939 | #define COM2B0 4 |
---|
940 | #define COM2B1 5 |
---|
941 | #define COM2A0 6 |
---|
942 | #define COM2A1 7 |
---|
943 | |
---|
944 | #define TCCR2B _SFR_MEM8(0xB1) |
---|
945 | #define CS20 0 |
---|
946 | #define CS21 1 |
---|
947 | #define CS22 2 |
---|
948 | #define WGM22 3 |
---|
949 | #define FOC2B 6 |
---|
950 | #define FOC2A 7 |
---|
951 | |
---|
952 | #define TCNT2 _SFR_MEM8(0xB2) |
---|
953 | #define TCNT2_0 0 |
---|
954 | #define TCNT2_1 1 |
---|
955 | #define TCNT2_2 2 |
---|
956 | #define TCNT2_3 3 |
---|
957 | #define TCNT2_4 4 |
---|
958 | #define TCNT2_5 5 |
---|
959 | #define TCNT2_6 6 |
---|
960 | #define TCNT2_7 7 |
---|
961 | |
---|
962 | #define OCR2A _SFR_MEM8(0xB3) |
---|
963 | #define OCR2_0 0 |
---|
964 | #define OCR2_1 1 |
---|
965 | #define OCR2_2 2 |
---|
966 | #define OCR2_3 3 |
---|
967 | #define OCR2_4 4 |
---|
968 | #define OCR2_5 5 |
---|
969 | #define OCR2_6 6 |
---|
970 | #define OCR2_7 7 |
---|
971 | |
---|
972 | #define OCR2B _SFR_MEM8(0xB4) |
---|
973 | #define OCR2_0 0 |
---|
974 | #define OCR2_1 1 |
---|
975 | #define OCR2_2 2 |
---|
976 | #define OCR2_3 3 |
---|
977 | #define OCR2_4 4 |
---|
978 | #define OCR2_5 5 |
---|
979 | #define OCR2_6 6 |
---|
980 | #define OCR2_7 7 |
---|
981 | |
---|
982 | #define TWBR _SFR_MEM8(0xB8) |
---|
983 | #define TWBR0 0 |
---|
984 | #define TWBR1 1 |
---|
985 | #define TWBR2 2 |
---|
986 | #define TWBR3 3 |
---|
987 | #define TWBR4 4 |
---|
988 | #define TWBR5 5 |
---|
989 | #define TWBR6 6 |
---|
990 | #define TWBR7 7 |
---|
991 | |
---|
992 | #define TWSR _SFR_MEM8(0xB9) |
---|
993 | #define TWPS0 0 |
---|
994 | #define TWPS1 1 |
---|
995 | #define TWS3 3 |
---|
996 | #define TWS4 4 |
---|
997 | #define TWS5 5 |
---|
998 | #define TWS6 6 |
---|
999 | #define TWS7 7 |
---|
1000 | |
---|
1001 | #define TWAR _SFR_MEM8(0xBA) |
---|
1002 | #define TWGCE 0 |
---|
1003 | #define TWA0 1 |
---|
1004 | #define TWA1 2 |
---|
1005 | #define TWA2 3 |
---|
1006 | #define TWA3 4 |
---|
1007 | #define TWA4 5 |
---|
1008 | #define TWA5 6 |
---|
1009 | #define TWA6 7 |
---|
1010 | |
---|
1011 | #define TWDR _SFR_MEM8(0xBB) |
---|
1012 | #define TWD0 0 |
---|
1013 | #define TWD1 1 |
---|
1014 | #define TWD2 2 |
---|
1015 | #define TWD3 3 |
---|
1016 | #define TWD4 4 |
---|
1017 | #define TWD5 5 |
---|
1018 | #define TWD6 6 |
---|
1019 | #define TWD7 7 |
---|
1020 | |
---|
1021 | #define TWCR _SFR_MEM8(0xBC) |
---|
1022 | #define TWIE 0 |
---|
1023 | #define TWEN 2 |
---|
1024 | #define TWWC 3 |
---|
1025 | #define TWSTO 4 |
---|
1026 | #define TWSTA 5 |
---|
1027 | #define TWEA 6 |
---|
1028 | #define TWINT 7 |
---|
1029 | |
---|
1030 | #define TWAMR _SFR_MEM8(0xBD) |
---|
1031 | #define TWAM0 1 |
---|
1032 | #define TWAM1 2 |
---|
1033 | #define TWAM2 3 |
---|
1034 | #define TWAM3 4 |
---|
1035 | #define TWAM4 5 |
---|
1036 | #define TWAM5 6 |
---|
1037 | #define TWAM6 7 |
---|
1038 | |
---|
1039 | #define TCNT4 _SFR_MEM16(0xBE) |
---|
1040 | |
---|
1041 | #define TCNT4L _SFR_MEM8(0xBE) |
---|
1042 | #define TC40 0 |
---|
1043 | #define TC41 1 |
---|
1044 | #define TC42 2 |
---|
1045 | #define TC43 3 |
---|
1046 | #define TC44 4 |
---|
1047 | #define TC45 5 |
---|
1048 | #define TC46 6 |
---|
1049 | #define TC47 7 |
---|
1050 | |
---|
1051 | #define TCNT4H _SFR_MEM8(0xBF) /* Alias for naming consistency. */ |
---|
1052 | #define TC4H _SFR_MEM8(0xBF) /* Per XML device file. */ |
---|
1053 | #define TC48 0 |
---|
1054 | #define TC49 1 |
---|
1055 | #define TC410 2 |
---|
1056 | |
---|
1057 | #define TCCR4A _SFR_MEM8(0xC0) |
---|
1058 | #define PWM4B 0 |
---|
1059 | #define PWM4A 1 |
---|
1060 | #define FOC4B 2 |
---|
1061 | #define FOC4A 3 |
---|
1062 | #define COM4B0 4 |
---|
1063 | #define COM4B1 5 |
---|
1064 | #define COM4A0 6 |
---|
1065 | #define COM4A1 7 |
---|
1066 | |
---|
1067 | #define TCCR4B _SFR_MEM8(0xC1) |
---|
1068 | #define CS40 0 |
---|
1069 | #define CS41 1 |
---|
1070 | #define CS42 2 |
---|
1071 | #define CS43 3 |
---|
1072 | #define DTPS40 4 |
---|
1073 | #define DTPS41 5 |
---|
1074 | #define PSR4 6 |
---|
1075 | #define PWM4X 7 |
---|
1076 | |
---|
1077 | #define TCCR4C _SFR_MEM8(0xC2) |
---|
1078 | #define PWM4D 0 |
---|
1079 | #define FOC4D 1 |
---|
1080 | #define COM4D0 2 |
---|
1081 | #define COM4D1 3 |
---|
1082 | #define COM4B0S 4 |
---|
1083 | #define COM4B1S 5 |
---|
1084 | #define COM4A0S 6 |
---|
1085 | #define COM4A1S 7 |
---|
1086 | |
---|
1087 | #define TCCR4D _SFR_MEM8(0xC3) |
---|
1088 | #define WGM40 0 |
---|
1089 | #define WGM41 1 |
---|
1090 | #define FPF4 2 |
---|
1091 | #define FPAC4 3 |
---|
1092 | #define FPES4 4 |
---|
1093 | #define FPNC4 5 |
---|
1094 | #define FPEN4 6 |
---|
1095 | #define FPIE4 7 |
---|
1096 | |
---|
1097 | #define TCCR4E _SFR_MEM8(0xC4) |
---|
1098 | #define OC4OE0 0 |
---|
1099 | #define OC4OE1 1 |
---|
1100 | #define OC4OE2 2 |
---|
1101 | #define OC4OE3 3 |
---|
1102 | #define OC4OE4 4 |
---|
1103 | #define OC4OE5 5 |
---|
1104 | #define ENHC4 6 |
---|
1105 | #define TLOCK4 7 |
---|
1106 | |
---|
1107 | #define CLKSEL0 _SFR_MEM8(0xC5) |
---|
1108 | #define CLKS 0 |
---|
1109 | #define EXTE 2 |
---|
1110 | #define RCE 3 |
---|
1111 | #define EXSUT0 4 |
---|
1112 | #define EXSUT1 5 |
---|
1113 | #define RCSUT0 6 |
---|
1114 | #define RCSUT1 7 |
---|
1115 | |
---|
1116 | #define CLKSEL1 _SFR_MEM8(0xC6) |
---|
1117 | #define EXCKSEL0 0 |
---|
1118 | #define EXCKSEL1 1 |
---|
1119 | #define EXCKSEL2 2 |
---|
1120 | #define EXCKSEL3 3 |
---|
1121 | #define RCCKSEL0 4 |
---|
1122 | #define RCCKSEL1 5 |
---|
1123 | #define RCCKSEL2 6 |
---|
1124 | #define RCCKSEL3 7 |
---|
1125 | |
---|
1126 | #define CLKSTA _SFR_MEM8(0xC7) |
---|
1127 | #define EXTON 0 |
---|
1128 | #define RCON 1 |
---|
1129 | |
---|
1130 | #define UCSR1A _SFR_MEM8(0xC8) |
---|
1131 | #define MPCM1 0 |
---|
1132 | #define U2X1 1 |
---|
1133 | #define UPE1 2 |
---|
1134 | #define DOR1 3 |
---|
1135 | #define FE1 4 |
---|
1136 | #define UDRE1 5 |
---|
1137 | #define TXC1 6 |
---|
1138 | #define RXC1 7 |
---|
1139 | |
---|
1140 | #define UCSR1B _SFR_MEM8(0xC9) |
---|
1141 | #define TXB81 0 |
---|
1142 | #define RXB81 1 |
---|
1143 | #define UCSZ12 2 |
---|
1144 | #define TXEN1 3 |
---|
1145 | #define RXEN1 4 |
---|
1146 | #define UDRIE1 5 |
---|
1147 | #define TXCIE1 6 |
---|
1148 | #define RXCIE1 7 |
---|
1149 | |
---|
1150 | #define UCSR1C _SFR_MEM8(0xCA) |
---|
1151 | #define UCPOL1 0 |
---|
1152 | #define UCSZ10 1 |
---|
1153 | #define UCSZ11 2 |
---|
1154 | #define USBS1 3 |
---|
1155 | #define UPM10 4 |
---|
1156 | #define UPM11 5 |
---|
1157 | #define UMSEL10 6 |
---|
1158 | #define UMSEL11 7 |
---|
1159 | |
---|
1160 | #define UBRR1 _SFR_MEM16(0xCC) |
---|
1161 | |
---|
1162 | #define UBRR1L _SFR_MEM8(0xCC) |
---|
1163 | |
---|
1164 | #define UBRR1H _SFR_MEM8(0xCD) |
---|
1165 | |
---|
1166 | #define UDR1 _SFR_MEM8(0xCE) |
---|
1167 | #define UDR1_0 0 |
---|
1168 | #define UDR1_1 1 |
---|
1169 | #define UDR1_2 2 |
---|
1170 | #define UDR1_3 3 |
---|
1171 | #define UDR1_4 4 |
---|
1172 | #define UDR1_5 5 |
---|
1173 | #define UDR1_6 6 |
---|
1174 | #define UDR1_7 7 |
---|
1175 | |
---|
1176 | #define OCR4A _SFR_MEM8(0xCF) |
---|
1177 | #define OCR4A0 0 |
---|
1178 | #define OCR4A1 1 |
---|
1179 | #define OCR4A2 2 |
---|
1180 | #define OCR4A3 3 |
---|
1181 | #define OCR4A4 4 |
---|
1182 | #define OCR4A5 5 |
---|
1183 | #define OCR4A6 6 |
---|
1184 | #define OCR4A7 7 |
---|
1185 | |
---|
1186 | #define OCR4B _SFR_MEM8(0xD0) |
---|
1187 | #define OCR4B0 0 |
---|
1188 | #define OCR4B1 1 |
---|
1189 | #define OCR4B2 2 |
---|
1190 | #define OCR4B3 3 |
---|
1191 | #define OCR4B4 4 |
---|
1192 | #define OCR4B5 5 |
---|
1193 | #define OCR4B6 6 |
---|
1194 | #define OCR4B7 7 |
---|
1195 | |
---|
1196 | #define OCR4C _SFR_MEM8(0xD1) |
---|
1197 | #define OCR4C0 0 |
---|
1198 | #define OCR4C1 1 |
---|
1199 | #define OCR4C2 2 |
---|
1200 | #define OCR4C3 3 |
---|
1201 | #define OCR4C4 4 |
---|
1202 | #define OCR4C5 5 |
---|
1203 | #define OCR4C6 6 |
---|
1204 | #define OCR4C7 7 |
---|
1205 | |
---|
1206 | #define OCR4D _SFR_MEM8(0xD2) |
---|
1207 | #define OCR4D0 0 |
---|
1208 | #define OCR4D1 1 |
---|
1209 | #define OCR4D2 2 |
---|
1210 | #define OCR4D3 3 |
---|
1211 | #define OCR4D4 4 |
---|
1212 | #define OCR4D5 5 |
---|
1213 | #define OCR4D6 6 |
---|
1214 | #define OCR4D7 7 |
---|
1215 | |
---|
1216 | #define DT4 _SFR_MEM8(0xD4) |
---|
1217 | #define DT4L0 0 |
---|
1218 | #define DT4L1 1 |
---|
1219 | #define DT4L2 2 |
---|
1220 | #define DT4L3 3 |
---|
1221 | #define DT4L4 4 |
---|
1222 | #define DT4L5 5 |
---|
1223 | #define DT4L6 6 |
---|
1224 | #define DT4L7 7 |
---|
1225 | |
---|
1226 | #define UHWCON _SFR_MEM8(0xD7) |
---|
1227 | #define UVREGE 0 |
---|
1228 | |
---|
1229 | #define USBCON _SFR_MEM8(0xD8) |
---|
1230 | #define VBUSTE 0 |
---|
1231 | #define OTGPADE 4 |
---|
1232 | #define FRZCLK 5 |
---|
1233 | #define USBE 7 |
---|
1234 | |
---|
1235 | #define USBSTA _SFR_MEM8(0xD9) |
---|
1236 | #define VBUS 0 |
---|
1237 | #define SPEED 3 |
---|
1238 | |
---|
1239 | #define USBINT _SFR_MEM8(0xDA) |
---|
1240 | #define VBUSTI 0 |
---|
1241 | |
---|
1242 | #define OTGCON _SFR_MEM8(0xDD) |
---|
1243 | |
---|
1244 | #define OTGIEN _SFR_MEM8(0xDE) |
---|
1245 | |
---|
1246 | #define OTGINT _SFR_MEM8(0xDF) |
---|
1247 | |
---|
1248 | #define UDCON _SFR_MEM8(0xE0) |
---|
1249 | #define DETACH 0 |
---|
1250 | #define RMWKUP 1 |
---|
1251 | #define LSM 2 |
---|
1252 | #define RSTCPU 3 |
---|
1253 | |
---|
1254 | #define UDINT _SFR_MEM8(0xE1) |
---|
1255 | #define SUSPI 0 |
---|
1256 | #define SOFI 2 |
---|
1257 | #define EORSTI 3 |
---|
1258 | #define WAKEUPI 4 |
---|
1259 | #define EORSMI 5 |
---|
1260 | #define UPRSMI 6 |
---|
1261 | |
---|
1262 | #define UDIEN _SFR_MEM8(0xE2) |
---|
1263 | #define SUSPE 0 |
---|
1264 | #define SOFE 2 |
---|
1265 | #define EORSTE 3 |
---|
1266 | #define WAKEUPE 4 |
---|
1267 | #define EORSME 5 |
---|
1268 | #define UPRSME 6 |
---|
1269 | |
---|
1270 | #define UDADDR _SFR_MEM8(0xE3) |
---|
1271 | #define UADD0 0 |
---|
1272 | #define UADD1 1 |
---|
1273 | #define UADD2 2 |
---|
1274 | #define UADD3 3 |
---|
1275 | #define UADD4 4 |
---|
1276 | #define UADD5 5 |
---|
1277 | #define UADD6 6 |
---|
1278 | #define ADDEN 7 |
---|
1279 | |
---|
1280 | #define UDFNUM _SFR_MEM16(0xE4) |
---|
1281 | |
---|
1282 | #define UDFNUML _SFR_MEM8(0xE4) |
---|
1283 | #define FNUM0 0 |
---|
1284 | #define FNUM1 1 |
---|
1285 | #define FNUM2 2 |
---|
1286 | #define FNUM3 3 |
---|
1287 | #define FNUM4 4 |
---|
1288 | #define FNUM5 5 |
---|
1289 | #define FNUM6 6 |
---|
1290 | #define FNUM7 7 |
---|
1291 | |
---|
1292 | #define UDFNUMH _SFR_MEM8(0xE5) |
---|
1293 | #define FNUM8 0 |
---|
1294 | #define FNUM9 1 |
---|
1295 | #define FNUM10 2 |
---|
1296 | |
---|
1297 | #define UDMFN _SFR_MEM8(0xE6) |
---|
1298 | #define FNCERR 4 |
---|
1299 | |
---|
1300 | #define UDTST _SFR_MEM8(0xE7) |
---|
1301 | |
---|
1302 | #define UEINTX _SFR_MEM8(0xE8) |
---|
1303 | #define TXINI 0 |
---|
1304 | #define STALLEDI 1 |
---|
1305 | #define RXOUTI 2 |
---|
1306 | #define RXSTPI 3 |
---|
1307 | #define NAKOUTI 4 |
---|
1308 | #define RWAL 5 |
---|
1309 | #define NAKINI 6 |
---|
1310 | #define FIFOCON 7 |
---|
1311 | |
---|
1312 | #define UENUM _SFR_MEM8(0xE9) |
---|
1313 | #define UENUM_0 0 |
---|
1314 | #define UENUM_1 1 |
---|
1315 | #define UENUM_2 2 |
---|
1316 | |
---|
1317 | #define UERST _SFR_MEM8(0xEA) |
---|
1318 | #define EPRST0 0 |
---|
1319 | #define EPRST1 1 |
---|
1320 | #define EPRST2 2 |
---|
1321 | #define EPRST3 3 |
---|
1322 | #define EPRST4 4 |
---|
1323 | #define EPRST5 5 |
---|
1324 | #define EPRST6 6 |
---|
1325 | |
---|
1326 | #define UECONX _SFR_MEM8(0xEB) |
---|
1327 | #define EPEN 0 |
---|
1328 | #define RSTDT 3 |
---|
1329 | #define STALLRQC 4 |
---|
1330 | #define STALLRQ 5 |
---|
1331 | |
---|
1332 | #define UECFG0X _SFR_MEM8(0xEC) |
---|
1333 | #define EPDIR 0 |
---|
1334 | #define EPTYPE0 6 |
---|
1335 | #define EPTYPE1 7 |
---|
1336 | |
---|
1337 | #define UECFG1X _SFR_MEM8(0xED) |
---|
1338 | #define ALLOC 1 |
---|
1339 | #define EPBK0 2 |
---|
1340 | #define EPBK1 3 |
---|
1341 | #define EPSIZE0 4 |
---|
1342 | #define EPSIZE1 5 |
---|
1343 | #define EPSIZE2 6 |
---|
1344 | |
---|
1345 | #define UESTA0X _SFR_MEM8(0xEE) |
---|
1346 | #define NBUSYBK0 0 |
---|
1347 | #define NBUSYBK1 1 |
---|
1348 | #define DTSEQ0 2 |
---|
1349 | #define DTSEQ1 3 |
---|
1350 | #define UNDERFI 5 |
---|
1351 | #define OVERFI 6 |
---|
1352 | #define CFGOK 7 |
---|
1353 | |
---|
1354 | #define UESTA1X _SFR_MEM8(0xEF) |
---|
1355 | #define CURRBK0 0 |
---|
1356 | #define CURRBK1 1 |
---|
1357 | #define CTRLDIR 2 |
---|
1358 | |
---|
1359 | #define UEIENX _SFR_MEM8(0xF0) |
---|
1360 | #define TXINE 0 |
---|
1361 | #define STALLEDE 1 |
---|
1362 | #define RXOUTE 2 |
---|
1363 | #define RXSTPE 3 |
---|
1364 | #define NAKOUTE 4 |
---|
1365 | #define NAKINE 6 |
---|
1366 | #define FLERRE 7 |
---|
1367 | |
---|
1368 | #define UEDATX _SFR_MEM8(0xF1) |
---|
1369 | #define DAT0 0 |
---|
1370 | #define DAT1 1 |
---|
1371 | #define DAT2 2 |
---|
1372 | #define DAT3 3 |
---|
1373 | #define DAT4 4 |
---|
1374 | #define DAT5 5 |
---|
1375 | #define DAT6 6 |
---|
1376 | #define DAT7 7 |
---|
1377 | |
---|
1378 | #define UEBCX _SFR_MEM16(0xF2) |
---|
1379 | |
---|
1380 | #define UEBCLX _SFR_MEM8(0xF2) |
---|
1381 | #define BYCT0 0 |
---|
1382 | #define BYCT1 1 |
---|
1383 | #define BYCT2 2 |
---|
1384 | #define BYCT3 3 |
---|
1385 | #define BYCT4 4 |
---|
1386 | #define BYCT5 5 |
---|
1387 | #define BYCT6 6 |
---|
1388 | #define BYCT7 7 |
---|
1389 | |
---|
1390 | #define UEBCHX _SFR_MEM8(0xF3) |
---|
1391 | |
---|
1392 | #define UEINT _SFR_MEM8(0xF4) |
---|
1393 | #define EPINT0 0 |
---|
1394 | #define EPINT1 1 |
---|
1395 | #define EPINT2 2 |
---|
1396 | #define EPINT3 3 |
---|
1397 | #define EPINT4 4 |
---|
1398 | #define EPINT5 5 |
---|
1399 | #define EPINT6 6 |
---|
1400 | |
---|
1401 | #define UPERRX _SFR_MEM8(0xF5) |
---|
1402 | |
---|
1403 | #define UPBCLX _SFR_MEM8(0xF6) |
---|
1404 | |
---|
1405 | #define UPBCHX _SFR_MEM8(0xF7) |
---|
1406 | |
---|
1407 | #define UPINT _SFR_MEM8(0xF8) |
---|
1408 | |
---|
1409 | #define OTGTCON _SFR_MEM8(0xF9) |
---|
1410 | |
---|
1411 | |
---|
1412 | |
---|
1413 | /* Interrupt Vectors */ |
---|
1414 | /* Interrupt Vector 0 is the reset vector. */ |
---|
1415 | #define INT0_vect _VECTOR(1) /* External Interrupt Request 0 */ |
---|
1416 | #define INT1_vect _VECTOR(2) /* External Interrupt Request 1 */ |
---|
1417 | #define INT2_vect _VECTOR(3) /* External Interrupt Request 2 */ |
---|
1418 | #define INT3_vect _VECTOR(4) /* External Interrupt Request 3 */ |
---|
1419 | #define INT6_vect _VECTOR(7) /* External Interrupt Request 6 */ |
---|
1420 | #define PCINT0_vect _VECTOR(9) /* Pin Change Interrupt Request 0 */ |
---|
1421 | #define USB_GEN_vect _VECTOR(10) /* USB General Interrupt Request */ |
---|
1422 | #define USB_COM_vect _VECTOR(11) /* USB Endpoint/Pipe Interrupt Communication Request */ |
---|
1423 | #define WDT_vect _VECTOR(12) /* Watchdog Time-out Interrupt */ |
---|
1424 | #define TIMER1_CAPT_vect _VECTOR(16) /* Timer/Counter1 Capture Event */ |
---|
1425 | #define TIMER1_COMPA_vect _VECTOR(17) /* Timer/Counter1 Compare Match A */ |
---|
1426 | #define TIMER1_COMPB_vect _VECTOR(18) /* Timer/Counter1 Compare Match B */ |
---|
1427 | #define TIMER1_COMPC_vect _VECTOR(19) /* Timer/Counter1 Compare Match C */ |
---|
1428 | #define TIMER1_OVF_vect _VECTOR(20) /* Timer/Counter1 Overflow */ |
---|
1429 | #define TIMER0_COMPA_vect _VECTOR(21) /* Timer/Counter0 Compare Match A */ |
---|
1430 | #define TIMER0_COMPB_vect _VECTOR(22) /* Timer/Counter0 Compare Match B */ |
---|
1431 | #define TIMER0_OVF_vect _VECTOR(23) /* Timer/Counter0 Overflow */ |
---|
1432 | #define SPI_STC_vect _VECTOR(24) /* SPI Serial Transfer Complete */ |
---|
1433 | #define USART1_RX_vect _VECTOR(25) /* USART1, Rx Complete */ |
---|
1434 | #define USART1_UDRE_vect _VECTOR(26) /* USART1 Data register Empty */ |
---|
1435 | #define USART1_TX_vect _VECTOR(27) /* USART1, Tx Complete */ |
---|
1436 | #define ANALOG_COMP_vect _VECTOR(28) /* Analog Comparator */ |
---|
1437 | #define ADC_vect _VECTOR(29) /* ADC Conversion Complete */ |
---|
1438 | #define EE_READY_vect _VECTOR(30) /* EEPROM Ready */ |
---|
1439 | #define TIMER3_CAPT_vect _VECTOR(31) /* Timer/Counter3 Capture Event */ |
---|
1440 | #define TIMER3_COMPA_vect _VECTOR(32) /* Timer/Counter3 Compare Match A */ |
---|
1441 | #define TIMER3_COMPB_vect _VECTOR(33) /* Timer/Counter3 Compare Match B */ |
---|
1442 | #define TIMER3_COMPC_vect _VECTOR(34) /* Timer/Counter3 Compare Match C */ |
---|
1443 | #define TIMER3_OVF_vect _VECTOR(35) /* Timer/Counter3 Overflow */ |
---|
1444 | #define TWI_vect _VECTOR(36) /* 2-wire Serial Interface */ |
---|
1445 | #define SPM_READY_vect _VECTOR(37) /* Store Program Memory Read */ |
---|
1446 | #define TIMER4_COMPA_vect _VECTOR(38) /* Timer/Counter4 Compare Match A */ |
---|
1447 | #define TIMER4_COMPB_vect _VECTOR(39) /* Timer/Counter4 Compare Match B */ |
---|
1448 | #define TIMER4_COMPD_vect _VECTOR(40) /* Timer/Counter4 Compare Match D */ |
---|
1449 | #define TIMER4_OVF_vect _VECTOR(41) /* Timer/Counter4 Overflow */ |
---|
1450 | #define TIMER4_FPF_vect _VECTOR(42) /* Timer/Counter4 Fault Protection Interrupt */ |
---|
1451 | |
---|
1452 | #define _VECTORS_SIZE (43 * 4) |
---|
1453 | |
---|
1454 | |
---|
1455 | |
---|
1456 | /* Constants */ |
---|
1457 | #define SPM_PAGESIZE (128) |
---|
1458 | #define RAMSTART (0x100) |
---|
1459 | #define RAMSIZE (0xA00) |
---|
1460 | #define RAMEND (RAMSTART + RAMSIZE - 1) /* Last On-Chip SRAM Location */ |
---|
1461 | #define XRAMSTART (0x2200) |
---|
1462 | #define XRAMSIZE (0x10000) |
---|
1463 | #define XRAMEND (XRAMSIZE - 1) |
---|
1464 | #define E2END (0x3FF) |
---|
1465 | #define E2PAGESIZE (4) |
---|
1466 | #define FLASHEND (0x7FFF) |
---|
1467 | |
---|
1468 | |
---|
1469 | |
---|
1470 | /* Fuses */ |
---|
1471 | #define FUSE_MEMORY_SIZE 3 |
---|
1472 | |
---|
1473 | /* Low Fuse Byte */ |
---|
1474 | #define FUSE_CKSEL0 (unsigned char)~_BV(0) /* Select Clock Source */ |
---|
1475 | #define FUSE_CKSEL1 (unsigned char)~_BV(1) /* Select Clock Source */ |
---|
1476 | #define FUSE_CKSEL2 (unsigned char)~_BV(2) /* Select Clock Source */ |
---|
1477 | #define FUSE_CKSEL3 (unsigned char)~_BV(3) /* Select Clock Source */ |
---|
1478 | #define FUSE_SUT0 (unsigned char)~_BV(4) /* Select start-up time */ |
---|
1479 | #define FUSE_SUT1 (unsigned char)~_BV(5) /* Select start-up time */ |
---|
1480 | #define FUSE_CKOUT (unsigned char)~_BV(6) /* Oscillator options */ |
---|
1481 | #define FUSE_CKDIV8 (unsigned char)~_BV(7) /* Divide clock by 8 */ |
---|
1482 | #define LFUSE_DEFAULT (FUSE_CKSEL1 & FUSE_CKSEL2 & FUSE_CKSEL3 & FUSE_SUT1 & FUSE_CKDIV8) |
---|
1483 | |
---|
1484 | /* High Fuse Byte */ |
---|
1485 | #define FUSE_BOOTRST (unsigned char)~_BV(0) /* Select Reset Vector */ |
---|
1486 | #define FUSE_BOOTSZ0 (unsigned char)~_BV(1) /* Select Boot Size */ |
---|
1487 | #define FUSE_BOOTSZ1 (unsigned char)~_BV(2) /* Select Boot Size */ |
---|
1488 | #define FUSE_EESAVE (unsigned char)~_BV(3) /* EEPROM memory is preserved through chip erase */ |
---|
1489 | #define FUSE_WDTON (unsigned char)~_BV(4) /* Watchdog timer always on */ |
---|
1490 | #define FUSE_SPIEN (unsigned char)~_BV(5) /* Enable Serial programming and Data Downloading */ |
---|
1491 | #define FUSE_JTAGEN (unsigned char)~_BV(6) /* Enable JTAG */ |
---|
1492 | #define FUSE_OCDEN (unsigned char)~_BV(7) /* Enable OCD */ |
---|
1493 | #define HFUSE_DEFAULT (FUSE_BOOTSZ0 & FUSE_SPIEN) |
---|
1494 | |
---|
1495 | /* Extended Fuse Byte */ |
---|
1496 | #define FUSE_BODLEVEL0 (unsigned char)~_BV(0) /* Brown-out Detector trigger level */ |
---|
1497 | #define FUSE_BODLEVEL1 (unsigned char)~_BV(1) /* Brown-out Detector trigger level */ |
---|
1498 | #define FUSE_BODLEVEL2 (unsigned char)~_BV(2) /* Brown-out Detector trigger level */ |
---|
1499 | #define FUSE_HWBE (unsigned char)~_BV(3) /* Hardware Boot Enable */ |
---|
1500 | #define EFUSE_DEFAULT (0xFF) |
---|
1501 | |
---|
1502 | |
---|
1503 | |
---|
1504 | /* Lock Bits */ |
---|
1505 | #define __LOCK_BITS_EXIST |
---|
1506 | #define __BOOT_LOCK_BITS_0_EXIST |
---|
1507 | #define __BOOT_LOCK_BITS_1_EXIST |
---|
1508 | |
---|
1509 | |
---|
1510 | |
---|
1511 | /* Signature */ |
---|
1512 | #define SIGNATURE_0 0x1E |
---|
1513 | #define SIGNATURE_1 0x95 |
---|
1514 | #define SIGNATURE_2 0x87 |
---|
1515 | |
---|
1516 | /** @} */ |
---|
1517 | |
---|
1518 | #endif /* _AVR_IOM32U4_H_ */ |
---|