source: rtems/cpukit/score/cpu/avr/avr/iom165p.h @ 04a62dce

4.104.11
Last change on this file since 04a62dce was 04a62dce, checked in by Joel Sherrill <joel.sherrill@…>, on Aug 6, 2009 at 2:52:07 PM

2009-08-05 Josh Switnicki <josh.switnicki@…>

  • Makefile.am: added AVR specific Header files to score/cpu/avr/avr. These are from avr-libc 1.6 and assumed to exist by AVR applications.
  • preinstall.am: Regenerated.
  • Property mode set to 100644
File size: 16.9 KB
Line 
1/* Copyright (c) 2004,2005,2006 Eric B. Weddington
2   Copyright (c) 2006 Anatoly Sokolov <aesok@post.ru>
3   All rights reserved.
4
5   Redistribution and use in source and binary forms, with or without
6   modification, are permitted provided that the following conditions are met:
7
8   * Redistributions of source code must retain the above copyright
9     notice, this list of conditions and the following disclaimer.
10
11   * Redistributions in binary form must reproduce the above copyright
12     notice, this list of conditions and the following disclaimer in
13     the documentation and/or other materials provided with the
14     distribution.
15
16   * Neither the name of the copyright holders nor the names of
17     contributors may be used to endorse or promote products derived
18     from this software without specific prior written permission.
19
20  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30  POSSIBILITY OF SUCH DAMAGE. */
31
32/* $Id$ */
33
34/* avr/iom165p.h - definitions for ATmega165P */
35
36#ifndef _AVR_IOM165P_H_
37#define _AVR_IOM165P_H_ 1
38
39/* This file should only be included from <avr/io.h>, never directly. */
40
41#ifndef _AVR_IO_H_
42#  error "Include <avr/io.h> instead of this file."
43#endif
44
45#ifndef _AVR_IOXXX_H_
46#  define _AVR_IOXXX_H_ "iom165p.h"
47#else
48#  error "Attempt to include more than one <avr/ioXXX.h> file."
49#endif
50
51/* Registers and associated bit numbers */
52
53#define PINA    _SFR_IO8(0x00)
54#define PINA7   7
55#define PINA6   6
56#define PINA5   5
57#define PINA4   4
58#define PINA3   3
59#define PINA2   2
60#define PINA1   1
61#define PINA0   0
62
63#define DDRA    _SFR_IO8(0x01)
64#define DDA7    7
65#define DDA6    6
66#define DDA5    5
67#define DDA4    4
68#define DDA3    3
69#define DDA2    2
70#define DDA1    1
71#define DDA0    0
72
73#define PORTA   _SFR_IO8(0x02)
74#define PA7     7
75#define PA6     6
76#define PA5     5
77#define PA4     4
78#define PA3     3
79#define PA2     2
80#define PA1     1
81#define PA0     0
82
83#define PINB    _SFR_IO8(0x03)
84#define PINB7   7
85#define PINB6   6
86#define PINB5   5
87#define PINB4   4
88#define PINB3   3
89#define PINB2   2
90#define PINB1   1
91#define PINB0   0
92
93#define DDRB    _SFR_IO8(0x04)
94#define DDB7    7
95#define DDB6    6
96#define DDB5    5
97#define DDB4    4
98#define DDB3    3
99#define DDB2    2
100#define DDB1    1
101#define DDB0    0
102
103#define PORTB   _SFR_IO8(0x05)
104#define PB7     7
105#define PB6     6
106#define PB5     5
107#define PB4     4
108#define PB3     3
109#define PB2     2
110#define PB1     1
111#define PB0     0
112
113#define PINC    _SFR_IO8(0x06)
114#define PINC7   7
115#define PINC6   6
116#define PINC5   5
117#define PINC4   4
118#define PINC3   3
119#define PINC2   2
120#define PINC1   1
121#define PINC0   0
122
123#define DDRC    _SFR_IO8(0x07)
124#define DDC7    7
125#define DDC6    6
126#define DDC5    5
127#define DDC4    4
128#define DDC3    3
129#define DDC2    2
130#define DDC1    1
131#define DDC0    0
132
133#define PORTC   _SFR_IO8(0x08)
134#define PC7     7
135#define PC6     6
136#define PC5     5
137#define PC4     4
138#define PC3     3
139#define PC2     2
140#define PC1     1
141#define PC0     0
142
143#define PIND    _SFR_IO8(0x09)
144#define PIND7   7
145#define PIND6   6
146#define PIND5   5
147#define PIND4   4
148#define PIND3   3
149#define PIND2   2
150#define PIND1   1
151#define PIND0   0
152
153#define DDRD    _SFR_IO8(0x0A)
154#define DDD7    7
155#define DDD6    6
156#define DDD5    5
157#define DDD4    4
158#define DDD3    3
159#define DDD2    2
160#define DDD1    1
161#define DDD0    0
162
163#define PORTD   _SFR_IO8(0x0B)
164#define PD7     7
165#define PD6     6
166#define PD5     5
167#define PD4     4
168#define PD3     3
169#define PD2     2
170#define PD1     1
171#define PD0     0
172
173#define PINE    _SFR_IO8(0x0C)
174#define PINE7   7
175#define PINE6   6
176#define PINE5   5
177#define PINE4   4
178#define PINE3   3
179#define PINE2   2
180#define PINE1   1
181#define PINE0   0
182
183#define DDRE    _SFR_IO8(0x0D)
184#define DDE7    7
185#define DDE6    6
186#define DDE5    5
187#define DDE4    4
188#define DDE3    3
189#define DDE2    2
190#define DDE1    1
191#define DDE0    0
192
193#define PORTE   _SFR_IO8(0x0E)
194#define PE7     7
195#define PE6     6
196#define PE5     5
197#define PE4     4
198#define PE3     3
199#define PE2     2
200#define PE1     1
201#define PE0     0
202
203#define PINF    _SFR_IO8(0x0F)
204#define PINF7   7
205#define PINF6   6
206#define PINF5   5
207#define PINF4   4
208#define PINF3   3
209#define PINF2   2
210#define PINF1   1
211#define PINF0   0
212
213#define DDRF    _SFR_IO8(0x10)
214#define DDF7    7
215#define DDF6    6
216#define DDF5    5
217#define DDF4    4
218#define DDF3    3
219#define DDF2    2
220#define DDF1    1
221#define DDF0    0
222
223#define PORTF   _SFR_IO8(0x11)
224#define PF7     7
225#define PF6     6
226#define PF5     5
227#define PF4     4
228#define PF3     3
229#define PF2     2
230#define PF1     1
231#define PF0     0
232
233#define PING    _SFR_IO8(0x12)
234#define PING5   5
235#define PING4   4
236#define PING3   3
237#define PING2   2
238#define PING1   1
239#define PING0   0
240
241#define DDRG    _SFR_IO8(0x13)
242#define DDG4    4
243#define DDG3    3
244#define DDG2    2
245#define DDG1    1
246#define DDG0    0
247
248#define PORTG   _SFR_IO8(0x14)
249#define PG4     4
250#define PG3     3
251#define PG2     2
252#define PG1     1
253#define PG0     0
254
255#define TIFR0   _SFR_IO8(0x15)
256#define TOV0    0
257#define OCF0A   1
258
259#define TIFR1   _SFR_IO8(0x16)
260#define TOV1    0
261#define OCF1A   1
262#define OCF1B   2
263#define ICF1    5
264
265#define TIFR2   _SFR_IO8(0x17)
266#define TOV2    0
267#define OCF2A   1
268
269/* Reserved [0x18..0x1B] */
270
271#define EIFR   _SFR_IO8(0x1C)
272#define INTF0   0
273#define PCIF0   6
274#define PCIF1   7
275
276#define EIMSK   _SFR_IO8(0x1D)
277#define INT0    0
278#define PCIE0   6
279#define PCIE1   7
280
281#define GPIOR0  _SFR_IO8(0x1E)
282
283#define EECR    _SFR_IO8(0x1F)
284#define EERE    0
285#define EEWE    1
286#define EEMWE   2
287#define EERIE   3
288
289#define EEDR    _SFR_IO8(0X20)
290
291/* Combine EEARL and EEARH */
292#define EEAR    _SFR_IO16(0x21)
293#define EEARL   _SFR_IO8(0x21)
294#define EEARH   _SFR_IO8(0X22)
295
296/* 6-char sequence denoting where to find the EEPROM registers in memory space.
297   Adresses denoted in hex syntax with uppercase letters. Used by the EEPROM
298   subroutines.
299   First two letters:  EECR address.
300   Second two letters: EEDR address.
301   Last two letters:   EEAR address.  */
302#define __EEPROM_REG_LOCATIONS__ 1F2021
303
304#define GTCCR   _SFR_IO8(0x23)
305#define PSR10   0
306#define PSR2    1
307#define TSM     7
308
309#define TCCR0A  _SFR_IO8(0x24)
310#define CS00    0
311#define CS01    1
312#define CS02    2
313#define WGM01   3
314#define COM0A0  4
315#define COM0A1  5
316#define WGM00   6
317#define FOC0A   7
318
319/* Reserved [0x25] */
320
321#define TCNT0   _SFR_IO8(0X26)
322
323#define OCR0A   _SFR_IO8(0X27)
324
325/* Reserved [0x28..0x29] */
326
327#define GPIOR1  _SFR_IO8(0x2A)
328
329#define GPIOR2  _SFR_IO8(0x2B)
330
331#define SPCR    _SFR_IO8(0x2C)
332#define SPR0    0
333#define SPR1    1
334#define CPHA    2
335#define CPOL    3
336#define MSTR    4
337#define DORD    5
338#define SPE     6
339#define SPIE    7
340
341#define SPSR    _SFR_IO8(0x2D)
342#define SPI2X   0
343#define WCOL    6
344#define SPIF    7
345
346#define SPDR    _SFR_IO8(0X2E)
347
348/* Reserved [0x2F] */
349
350#define ACSR    _SFR_IO8(0x30)
351#define ACIS0   0
352#define ACIS1   1
353#define ACIC    2
354#define ACIE    3
355#define ACI     4
356#define ACO     5
357#define ACBG    6
358#define ACD     7
359
360#define OCDR    _SFR_IO8(0x31)
361#define OCDR0   0
362#define OCDR1   1
363#define OCDR2   2
364#define OCDR3   3
365#define OCDR4   4
366#define OCDR5   5
367#define OCDR6   6
368#define OCD     7   // The datasheet defines this but IMO it should be OCDR7.
369#define OCDR7   7
370#define IDRD    7
371
372/* Reserved [0x32] */
373
374#define SMCR    _SFR_IO8(0x33)
375#define SE      0
376#define SM0     1
377#define SM1     2
378#define SM2     3
379
380#define MCUSR   _SFR_IO8(0x34)
381#define PORF    0
382#define EXTRF   1
383#define BORF    2
384#define WDRF    3
385#define JTRF    4
386
387#define MCUCR   _SFR_IO8(0X35)
388#define IVCE    0
389#define IVSEL   1
390#define PUD     4
391#define JTD     7
392
393/* Reserved [0x36] */
394
395#define SPMCSR  _SFR_IO8(0x37)
396#define SPMEN   0
397#define PGERS   1
398#define PGWRT   2
399#define BLBSET  3
400#define RWWSRE  4
401#define RWWSB   6
402#define SPMIE   7
403
404/* Reserved [0x38..0x3C] */
405
406/* SP [0x3D..0x3E] */
407/* SREG [0x3F] */
408
409#define WDTCR   _SFR_MEM8(0x60)
410#define WDP0    0
411#define WDP1    1
412#define WDP2    2
413#define WDE     3
414#define WDCE    4
415
416#define CLKPR   _SFR_MEM8(0x61)
417#define CLKPS0  0
418#define CLKPS1  1
419#define CLKPS2  2
420#define CLKPS3  3
421#define CLKPCE  7
422
423/* Reserved [0x62..0x63] */
424
425#define PRR     _SFR_MEM8(0x64)
426#define PRADC       0
427#define PRUSART0    1
428#define PRSPI       2
429#define PRTIM1      3
430
431/* Reserved [0x65] */
432
433#define OSCCAL  _SFR_MEM8(0x66)
434
435/* Reserved [0x67..0x68] */
436
437#define EICRA   _SFR_MEM8(0x69)
438#define ISC00   0
439#define ISC01   1
440
441/* Reserved [0x6A] */
442
443/* Combine PCMSK0 and PCMSK1 */
444#define PCMSK   _SFR_MEM16(0x6B)
445
446#define PCMSK0  _SFR_MEM8(0x6B)
447#define PCINT0  0
448#define PCINT1  1
449#define PCINT2  2
450#define PCINT3  3
451#define PCINT4  4
452#define PCINT5  5
453#define PCINT6  6
454#define PCINT7  7
455
456#define PCMSK1  _SFR_MEM8(0x6C)
457#define PCINT8  0
458#define PCINT9  1
459#define PCINT10 2
460#define PCINT11 3
461#define PCINT12 4
462#define PCINT13 5
463#define PCINT14 6
464#define PCINT15 7
465
466/* Reserved [0x6D] */
467
468#define TIMSK0  _SFR_MEM8(0x6E)
469#define TOIE0   0
470#define OCIE0A  1
471
472#define TIMSK1  _SFR_MEM8(0x6F)
473#define TOIE1   0
474#define OCIE1A  1
475#define OCIE1B  2
476#define ICIE1   5
477
478#define TIMSK2  _SFR_MEM8(0x70)
479#define TOIE2   0
480#define OCIE2A  1
481
482/* Reserved [0x71..0x77] */
483
484/* Combine ADCL and ADCH */
485#ifndef __ASSEMBLER__
486#define ADC     _SFR_MEM16(0x78)
487#endif
488#define ADCW    _SFR_MEM16(0x78)
489#define ADCL    _SFR_MEM8(0x78)
490#define ADCH    _SFR_MEM8(0x79)
491
492#define ADCSRA  _SFR_MEM8(0x7A)
493#define ADPS0   0
494#define ADPS1   1
495#define ADPS2   2
496#define ADIE    3
497#define ADIF    4
498#define ADATE   5
499#define ADSC    6
500#define ADEN    7
501
502#define ADCSRB  _SFR_MEM8(0x7B)
503#define ADTS0   0
504#define ADTS1   1
505#define ADTS2   2
506#define ACME    6
507
508#define ADMUX   _SFR_MEM8(0x7C)
509#define MUX0    0
510#define MUX1    1
511#define MUX2    2
512#define MUX3    3
513#define MUX4    4
514#define ADLAR   5
515#define REFS0   6
516#define REFS1   7
517
518/* Reserved [0x7D] */
519
520#define DIDR0   _SFR_MEM8(0x7E)
521#define ADC0D   0
522#define ADC1D   1
523#define ADC2D   2
524#define ADC3D   3
525#define ADC4D   4
526#define ADC5D   5
527#define ADC6D   6
528#define ADC7D   7
529
530#define DIDR1   _SFR_MEM8(0x7F)
531#define AIN0D   0
532#define AIN1D   1
533
534#define TCCR1A  _SFR_MEM8(0X80)
535#define WGM10   0
536#define WGM11   1
537#define COM1B0  4
538#define COM1B1  5
539#define COM1A0  6
540#define COM1A1  7
541
542#define TCCR1B  _SFR_MEM8(0X81)
543#define CS10    0
544#define CS11    1
545#define CS12    2
546#define WGM12   3
547#define WGM13   4
548#define ICES1   6
549#define ICNC1   7
550
551#define TCCR1C  _SFR_MEM8(0x82)
552#define FOC1B   6
553#define FOC1A   7
554
555/* Reserved [0x83] */
556
557/* Combine TCNT1L and TCNT1H */
558#define TCNT1   _SFR_MEM16(0x84)
559
560#define TCNT1L  _SFR_MEM8(0x84)
561#define TCNT1H  _SFR_MEM8(0x85)
562
563/* Combine ICR1L and ICR1H */
564#define ICR1    _SFR_MEM16(0x86)
565
566#define ICR1L   _SFR_MEM8(0x86)
567#define ICR1H   _SFR_MEM8(0x87)
568
569/* Combine OCR1AL and OCR1AH */
570#define OCR1A   _SFR_MEM16(0x88)
571
572#define OCR1AL  _SFR_MEM8(0x88)
573#define OCR1AH  _SFR_MEM8(0x89)
574
575/* Combine OCR1BL and OCR1BH */
576#define OCR1B   _SFR_MEM16(0x8A)
577
578#define OCR1BL  _SFR_MEM8(0x8A)
579#define OCR1BH  _SFR_MEM8(0x8B)
580
581/* Reserved [0x8C..0xAF] */
582
583#define TCCR2A  _SFR_MEM8(0xB0)
584#define CS20    0
585#define CS21    1
586#define CS22    2
587#define WGM21   3
588#define COM2A0  4
589#define COM2A1  5
590#define WGM20   6
591#define FOC2A   7
592
593/* Reserved [0xB1] */
594
595#define TCNT2   _SFR_MEM8(0xB2)
596
597#define OCR2A   _SFR_MEM8(0xB3)
598
599/* Reserved [0xB4..0xB5] */
600
601#define ASSR    _SFR_MEM8(0xB6)
602#define TCR2UB  0
603#define OCR2UB  1
604#define TCN2UB  2
605#define AS2     3
606#define EXCLK   4
607
608/* Reserved [0xB7] */
609
610#define USICR   _SFR_MEM8(0xB8)
611#define USITC   0
612#define USICLK  1
613#define USICS0  2
614#define USICS1  3
615#define USIWM0  4
616#define USIWM1  5
617#define USIOIE  6
618#define USISIE  7
619
620#define USISR   _SFR_MEM8(0xB9)
621#define USICNT0 0
622#define USICNT1 1
623#define USICNT2 2
624#define USICNT3 3
625#define USIDC   4
626#define USIPF   5
627#define USIOIF  6
628#define USISIF  7
629
630#define USIDR   _SFR_MEM8(0xBA)
631
632/* Reserved [0xBB..0xBF] */
633
634#define UCSR0A  _SFR_MEM8(0xC0)
635#define MPCM0   0
636#define U2X0    1
637#define UPE0    2
638#define DOR0    3
639#define FE0     4
640#define UDRE0   5
641#define TXC0    6
642#define RXC0    7
643
644#define UCSR0B  _SFR_MEM8(0XC1)
645#define TXB80   0
646#define RXB80   1
647#define UCSZ02  2
648#define TXEN0   3
649#define RXEN0   4
650#define UDRIE0  5
651#define TXCIE0  6
652#define RXCIE0  7
653
654#define UCSR0C  _SFR_MEM8(0xC2)
655#define UCPOL0  0
656#define UCSZ00  1
657#define UCSZ01  2
658#define USBS0   3
659#define UPM00   4
660#define UPM01   5
661#define UMSEL0  6
662
663/* Reserved [0xC3] */
664
665/* Combine UBRRL and UBRRH */
666#define UBRR0   _SFR_MEM16(0xC4)
667
668#define UBRR0L  _SFR_MEM8(0xC4)
669#define UBRR0H  _SFR_MEM8(0xC5)
670
671#define UDR0    _SFR_MEM8(0XC6)
672
673/* Reserved [0xC7..0xFF] */
674
675
676/* Interrupt vectors */
677/* Vector 0 is the reset vector */
678/* External Interrupt Request 0 */
679#define INT0_vect                       _VECTOR(1)
680#define SIG_INTERRUPT0                  _VECTOR(1)
681
682/* Pin Change Interrupt Request 0 */
683#define PCINT0_vect                     _VECTOR(2)
684#define SIG_PIN_CHANGE0                 _VECTOR(2)
685
686/* Pin Change Interrupt Request 1 */
687#define PCINT1_vect                     _VECTOR(3)
688#define SIG_PIN_CHANGE1                 _VECTOR(3)
689
690/* Timer/Counter2 Compare Match */
691#define TIMER2_COMP_vect                _VECTOR(4)
692#define SIG_OUTPUT_COMPARE2             _VECTOR(4)
693
694/* Timer/Counter2 Overflow */
695#define TIMER2_OVF_vect                 _VECTOR(5)
696#define SIG_OVERFLOW2                   _VECTOR(5)
697
698/* Timer/Counter1 Capture Event */
699#define TIMER1_CAPT_vect                _VECTOR(6)
700#define SIG_INPUT_CAPTURE1              _VECTOR(6)
701
702/* Timer/Counter1 Compare Match A */
703#define TIMER1_COMPA_vect               _VECTOR(7)
704#define SIG_OUTPUT_COMPARE1A    _VECTOR(7)
705
706/* Timer/Counter Compare Match B */
707#define TIMER1_COMPB_vect               _VECTOR(8)
708#define SIG_OUTPUT_COMPARE1B    _VECTOR(8)
709
710/* Timer/Counter1 Overflow */
711#define TIMER1_OVF_vect                 _VECTOR(9)
712#define SIG_OVERFLOW1                   _VECTOR(9)
713
714/* Timer/Counter0 Compare Match */
715#define TIMER0_COMP_vect                _VECTOR(10)
716#define SIG_OUTPUT_COMPARE0             _VECTOR(10)
717
718/* Timer/Counter0 Overflow */
719#define TIMER0_OVF_vect                 _VECTOR(11)
720#define SIG_OVERFLOW0                   _VECTOR(11)
721
722/* SPI Serial Transfer Complete */
723#define SPI_STC_vect                    _VECTOR(12)
724#define SIG_SPI                             _VECTOR(12)
725
726/* USART0, Rx Complete */
727#define USART0_RX_vect                  _VECTOR(13)
728#define USART_RX_vect                   _VECTOR(13)  /* Alias */
729#define SIG_UART_RECV                   _VECTOR(13)
730
731/* USART0 Data register Empty */
732#define USART0_UDRE_vect                _VECTOR(14)
733#define USART_UDRE_vect             _VECTOR(14)  /* Alias */
734#define SIG_UART_DATA                   _VECTOR(14)
735
736/* USART0, Tx Complete */
737#define USART0_TX_vect                  _VECTOR(15)
738#define USART_TX_vect                   _VECTOR(15)  /* Alias */
739#define SIG_UART_TRANS                  _VECTOR(15)
740
741/* USI Start Condition */
742#define USI_START_vect                  _VECTOR(16)
743#define SIG_USI_START                   _VECTOR(16)
744
745/* USI Overflow */
746#define USI_OVERFLOW_vect               _VECTOR(17)
747#define SIG_USI_OVERFLOW                _VECTOR(17)
748
749/* Analog Comparator */
750#define ANALOG_COMP_vect                _VECTOR(18)
751#define SIG_COMPARATOR                  _VECTOR(18)
752
753/* ADC Conversion Complete */
754#define ADC_vect                        _VECTOR(19)
755#define SIG_ADC                         _VECTOR(19)
756
757/* EEPROM Ready */
758#define EE_READY_vect                   _VECTOR(20)
759#define SIG_EEPROM_READY                _VECTOR(20)
760
761/* Store Program Memory Read */
762#define SPM_READY_vect                  _VECTOR(21)
763#define SIG_SPM_READY                   _VECTOR(21)
764
765#define _VECTORS_SIZE 88
766
767
768/* Constants */
769#define SPM_PAGESIZE    128
770#define RAMEND          0x4FF
771#define XRAMEND         RAMEND
772#define E2END           0x1FF
773#define E2PAGESIZE      4
774#define FLASHEND        0x3FFF
775
776
777/* Fuses */
778
779#define FUSE_MEMORY_SIZE 3
780
781/* Low Fuse Byte */
782#define FUSE_CKSEL0      (unsigned char)~_BV(0)
783#define FUSE_CKSEL1      (unsigned char)~_BV(1)
784#define FUSE_CKSEL2      (unsigned char)~_BV(2)
785#define FUSE_CKSEL3      (unsigned char)~_BV(3)
786#define FUSE_SUT0        (unsigned char)~_BV(4)
787#define FUSE_SUT1        (unsigned char)~_BV(5)
788#define FUSE_CKOUT       (unsigned char)~_BV(6)
789#define FUSE_CKDIV8      (unsigned char)~_BV(7)
790#define LFUSE_DEFAULT (FUSE_CKSEL0 & FUSE_CKSEL2 & FUSE_CKSEL3 & FUSE_SUT0 & FUSE_CKDIV8)
791
792/* High Fuse Byte */
793#define FUSE_BOOTRST     (unsigned char)~_BV(0)
794#define FUSE_BOOTSZ0     (unsigned char)~_BV(1)
795#define FUSE_BOOTSZ1     (unsigned char)~_BV(2)
796#define FUSE_EESAVE      (unsigned char)~_BV(3)
797#define FUSE_WDTON       (unsigned char)~_BV(4)
798#define FUSE_SPIEN       (unsigned char)~_BV(5)
799#define FUSE_JTAGEN      (unsigned char)~_BV(6)
800#define FUSE_OCDEN       (unsigned char)~_BV(7)
801#define HFUSE_DEFAULT (FUSE_BOOTSZ0 & FUSE_BOOTSZ1 & FUSE_SPIEN & FUSE_JTAGEN)
802
803/* Extended Fuse Byte */
804#define FUSE_BODLEVEL0   (unsigned char)~_BV(1)
805#define FUSE_BODLEVEL1   (unsigned char)~_BV(2)
806#define FUSE_BODLEVEL2   (unsigned char)~_BV(3)
807#define EFUSE_DEFAULT (0xFF)
808
809
810/* Lock Bits */
811#define __LOCK_BITS_EXIST
812#define __BOOT_LOCK_BITS_0_EXIST
813#define __BOOT_LOCK_BITS_1_EXIST
814
815
816/* Signature */
817#define SIGNATURE_0 0x1E
818#define SIGNATURE_1 0x94
819#define SIGNATURE_2 0x07
820
821
822#endif /* _AVR_IOM165P_H_ */
Note: See TracBrowser for help on using the repository browser.