[7908ba5b] | 1 | /* |
---|
| 2 | * This include file contains information pertaining to the Hitachi SH |
---|
| 3 | * processor. |
---|
| 4 | * |
---|
| 5 | * Authors: Ralf Corsepius (corsepiu@faw.uni-ulm.de) and |
---|
| 6 | * Bernd Becker (becker@faw.uni-ulm.de) |
---|
| 7 | * |
---|
| 8 | * COPYRIGHT (c) 1997-1998, FAW Ulm, Germany |
---|
| 9 | * |
---|
| 10 | * This program is distributed in the hope that it will be useful, |
---|
| 11 | * but WITHOUT ANY WARRANTY; without even the implied warranty of |
---|
| 12 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. |
---|
| 13 | * |
---|
| 14 | * |
---|
| 15 | * COPYRIGHT (c) 1998. |
---|
| 16 | * On-Line Applications Research Corporation (OAR). |
---|
| 17 | * Copyright assigned to U.S. Government, 1994. |
---|
| 18 | * |
---|
| 19 | * The license and distribution terms for this file may be |
---|
| 20 | * found in the file LICENSE in this distribution or at |
---|
| 21 | * http://www.OARcorp.com/rtems/license.html. |
---|
| 22 | * |
---|
| 23 | * $Id$ |
---|
| 24 | */ |
---|
| 25 | |
---|
| 26 | #ifndef __CPU_ISPS_H |
---|
| 27 | #define __CPU_ISPS_H |
---|
| 28 | |
---|
| 29 | #ifdef __cplusplus |
---|
| 30 | extern "C" { |
---|
| 31 | #endif |
---|
| 32 | |
---|
| 33 | #include <rtems/score/shtypes.h> |
---|
| 34 | |
---|
| 35 | extern void __ISR_Handler( unsigned32 vector ); |
---|
| 36 | |
---|
| 37 | |
---|
| 38 | /* |
---|
| 39 | * interrupt vector table offsets |
---|
| 40 | */ |
---|
| 41 | #define NMI_ISP_V 11 |
---|
| 42 | #define USB_ISP_V 12 |
---|
| 43 | #define IRQ0_ISP_V 64 |
---|
| 44 | #define IRQ1_ISP_V 65 |
---|
| 45 | #define IRQ2_ISP_V 66 |
---|
| 46 | #define IRQ3_ISP_V 67 |
---|
| 47 | #define IRQ4_ISP_V 68 |
---|
| 48 | #define IRQ5_ISP_V 69 |
---|
| 49 | #define IRQ6_ISP_V 70 |
---|
| 50 | #define IRQ7_ISP_V 71 |
---|
| 51 | #define DMA0_ISP_V 72 |
---|
| 52 | #define DMA1_ISP_V 74 |
---|
| 53 | #define DMA2_ISP_V 76 |
---|
| 54 | #define DMA3_ISP_V 78 |
---|
| 55 | |
---|
| 56 | #define IMIA0_ISP_V 80 |
---|
| 57 | #define IMIB0_ISP_V 81 |
---|
| 58 | #define OVI0_ISP_V 82 |
---|
| 59 | |
---|
| 60 | #define IMIA1_ISP_V 84 |
---|
| 61 | #define IMIB1_ISP_V 85 |
---|
| 62 | #define OVI1_ISP_V 86 |
---|
| 63 | |
---|
| 64 | #define IMIA2_ISP_V 88 |
---|
| 65 | #define IMIB2_ISP_V 89 |
---|
| 66 | #define OVI2_ISP_V 90 |
---|
| 67 | |
---|
| 68 | #define IMIA3_ISP_V 92 |
---|
| 69 | #define IMIB3_ISP_V 93 |
---|
| 70 | #define OVI3_ISP_V 94 |
---|
| 71 | |
---|
| 72 | #define IMIA4_ISP_V 96 |
---|
| 73 | #define IMIB4_ISP_V 97 |
---|
| 74 | #define OVI4_ISP_V 98 |
---|
| 75 | |
---|
| 76 | #define ERI0_ISP_V 100 |
---|
| 77 | #define RXI0_ISP_V 101 |
---|
| 78 | #define TXI0_ISP_V 102 |
---|
| 79 | #define TEI0_ISP_V 103 |
---|
| 80 | |
---|
| 81 | #define ERI1_ISP_V 104 |
---|
| 82 | #define RXI1_ISP_V 105 |
---|
| 83 | #define TXI1_ISP_V 106 |
---|
| 84 | #define TEI1_ISP_V 107 |
---|
| 85 | |
---|
| 86 | #define PRT_ISP_V 108 |
---|
| 87 | #define ADU_ISP_V 109 |
---|
| 88 | #define WDT_ISP_V 112 |
---|
| 89 | #define DREF_ISP_V 113 |
---|
| 90 | |
---|
| 91 | |
---|
| 92 | /* dummy ISP */ |
---|
| 93 | extern void _dummy_isp( void ); |
---|
| 94 | |
---|
| 95 | /* Non Maskable Interrupt */ |
---|
| 96 | extern void _nmi_isp( void ); |
---|
| 97 | |
---|
| 98 | /* User Break Controller */ |
---|
| 99 | extern void _usb_isp( void ); |
---|
| 100 | |
---|
| 101 | /* External interrupts 0-7 */ |
---|
| 102 | extern void _irq0_isp( void ); |
---|
| 103 | extern void _irq1_isp( void ); |
---|
| 104 | extern void _irq2_isp( void ); |
---|
| 105 | extern void _irq3_isp( void ); |
---|
| 106 | extern void _irq4_isp( void ); |
---|
| 107 | extern void _irq5_isp( void ); |
---|
| 108 | extern void _irq6_isp( void ); |
---|
| 109 | extern void _irq7_isp( void ); |
---|
| 110 | |
---|
| 111 | /* DMA - Controller */ |
---|
| 112 | extern void _dma0_isp( void ); |
---|
| 113 | extern void _dma1_isp( void ); |
---|
| 114 | extern void _dma2_isp( void ); |
---|
| 115 | extern void _dma3_isp( void ); |
---|
| 116 | |
---|
| 117 | /* Interrupt Timer Unit */ |
---|
| 118 | /* Timer 0 */ |
---|
| 119 | extern void _imia0_isp( void ); |
---|
| 120 | extern void _imib0_isp( void ); |
---|
| 121 | extern void _ovi0_isp( void ); |
---|
| 122 | /* Timer 1 */ |
---|
| 123 | extern void _imia1_isp( void ); |
---|
| 124 | extern void _imib1_isp( void ); |
---|
| 125 | extern void _ovi1_isp( void ); |
---|
| 126 | /* Timer 2 */ |
---|
| 127 | extern void _imia2_isp( void ); |
---|
| 128 | extern void _imib2_isp( void ); |
---|
| 129 | extern void _ovi2_isp( void ); |
---|
| 130 | /* Timer 3 */ |
---|
| 131 | extern void _imia3_isp( void ); |
---|
| 132 | extern void _imib3_isp( void ); |
---|
| 133 | extern void _ovi3_isp( void ); |
---|
| 134 | /* Timer 4 */ |
---|
| 135 | extern void _imia4_isp( void ); |
---|
| 136 | extern void _imib4_isp( void ); |
---|
| 137 | extern void _ovi4_isp( void ); |
---|
| 138 | |
---|
| 139 | /* seriell interfaces */ |
---|
| 140 | extern void _eri0_isp( void ); |
---|
| 141 | extern void _rxi0_isp( void ); |
---|
| 142 | extern void _txi0_isp( void ); |
---|
| 143 | extern void _tei0_isp( void ); |
---|
| 144 | extern void _eri1_isp( void ); |
---|
| 145 | extern void _rxi1_isp( void ); |
---|
| 146 | extern void _txi1_isp( void ); |
---|
| 147 | extern void _tei1_isp( void ); |
---|
| 148 | |
---|
| 149 | /* Parity Control Unit of the Bus State Controllers */ |
---|
| 150 | extern void _prt_isp( void ); |
---|
| 151 | |
---|
| 152 | /* ADC */ |
---|
| 153 | extern void _adu_isp( void ); |
---|
| 154 | |
---|
| 155 | /* Watchdog Timer */ |
---|
| 156 | extern void _wdt_isp( void ); |
---|
| 157 | |
---|
| 158 | /* DRAM refresh control unit of bus state controller */ |
---|
| 159 | extern void _dref_isp( void ); |
---|
| 160 | |
---|
| 161 | #ifdef __cplusplus |
---|
| 162 | } |
---|
| 163 | #endif |
---|
| 164 | |
---|
| 165 | #endif |
---|