[8ef3818] | 1 | /* clock.c |
---|
| 2 | * |
---|
| 3 | * This routine initializes the PIT on the MPC8xx. |
---|
| 4 | * The tick frequency is specified by the bsp. |
---|
| 5 | * |
---|
| 6 | * Author: Jay Monkman (jmonkman@frasca.com) |
---|
| 7 | * Copyright (C) 1998 by Frasca International, Inc. |
---|
| 8 | * |
---|
| 9 | * Derived from c/src/lib/libcpu/ppc/ppc403/clock/clock.c: |
---|
| 10 | * |
---|
| 11 | * Author: Andrew Bray <andy@i-cubed.co.uk> |
---|
| 12 | * |
---|
| 13 | * COPYRIGHT (c) 1995 by i-cubed ltd. |
---|
| 14 | * |
---|
| 15 | * To anyone who acknowledges that this file is provided "AS IS" |
---|
| 16 | * without any express or implied warranty: |
---|
| 17 | * permission to use, copy, modify, and distribute this file |
---|
| 18 | * for any purpose is hereby granted without fee, provided that |
---|
| 19 | * the above copyright notice and this notice appears in all |
---|
| 20 | * copies, and that the name of i-cubed limited not be used in |
---|
| 21 | * advertising or publicity pertaining to distribution of the |
---|
| 22 | * software without specific, written prior permission. |
---|
| 23 | * i-cubed limited makes no representations about the suitability |
---|
| 24 | * of this software for any purpose. |
---|
| 25 | * |
---|
| 26 | * Derived from c/src/lib/libcpu/hppa1_1/clock/clock.c: |
---|
| 27 | * |
---|
| 28 | * COPYRIGHT (c) 1989-1998. |
---|
| 29 | * On-Line Applications Research Corporation (OAR). |
---|
| 30 | * Copyright assigned to U.S. Government, 1994. |
---|
| 31 | * |
---|
| 32 | * The license and distribution terms for this file may be |
---|
| 33 | * found in the file LICENSE in this distribution or at |
---|
| 34 | * http://www.OARcorp.com/rtems/license.html. |
---|
| 35 | * |
---|
| 36 | * $Id$ |
---|
| 37 | */ |
---|
| 38 | |
---|
[61bd0301] | 39 | #include <rtems.h> |
---|
[8ef3818] | 40 | #include <clockdrv.h> |
---|
| 41 | #include <rtems/libio.h> |
---|
| 42 | |
---|
| 43 | #include <stdlib.h> /* for atexit() */ |
---|
| 44 | #include <mpc8xx.h> |
---|
| 45 | |
---|
| 46 | volatile rtems_unsigned32 Clock_driver_ticks; |
---|
| 47 | extern volatile m8xx_t m8xx; |
---|
| 48 | |
---|
| 49 | void Clock_exit( void ); |
---|
| 50 | |
---|
| 51 | /* |
---|
| 52 | * These are set by clock driver during its init |
---|
| 53 | */ |
---|
| 54 | |
---|
| 55 | rtems_device_major_number rtems_clock_major = ~0; |
---|
| 56 | rtems_device_minor_number rtems_clock_minor; |
---|
| 57 | |
---|
| 58 | /* |
---|
| 59 | * ISR Handler |
---|
| 60 | */ |
---|
| 61 | rtems_isr Clock_isr(rtems_vector_number vector) |
---|
| 62 | { |
---|
| 63 | m8xx.piscr |= M8xx_PISCR_PS; |
---|
| 64 | Clock_driver_ticks++; |
---|
| 65 | rtems_clock_tick(); |
---|
| 66 | } |
---|
| 67 | |
---|
| 68 | void Install_clock(rtems_isr_entry clock_isr) |
---|
| 69 | { |
---|
| 70 | #ifdef EPPCBUG_SMC1 |
---|
| 71 | extern unsigned32 simask_copy; |
---|
| 72 | #endif /* EPPCBUG_SMC1 */ |
---|
| 73 | |
---|
| 74 | rtems_isr_entry previous_isr; |
---|
| 75 | rtems_unsigned32 pit_value; |
---|
| 76 | |
---|
| 77 | Clock_driver_ticks = 0; |
---|
| 78 | |
---|
[61bd0301] | 79 | pit_value = (rtems_configuration_get_microseconds_per_tick() * |
---|
| 80 | rtems_cpu_configuration_get_clicks_per_usec()) - 1 ; |
---|
[8ef3818] | 81 | |
---|
| 82 | if (pit_value > 0xffff) { /* pit is only 16 bits long */ |
---|
| 83 | rtems_fatal_error_occurred(-1); |
---|
| 84 | } |
---|
[61bd0301] | 85 | |
---|
| 86 | /* |
---|
| 87 | * initialize the interval here |
---|
| 88 | * First tick is set to right amount of time in the future |
---|
| 89 | * Future ticks will be incremented over last value set |
---|
| 90 | * in order to provide consistent clicks in the face of |
---|
| 91 | * interrupt overhead |
---|
| 92 | */ |
---|
| 93 | |
---|
| 94 | rtems_interrupt_catch(clock_isr, PPC_IRQ_LVL0, &previous_isr); |
---|
| 95 | |
---|
| 96 | m8xx.sccr &= ~(1<<24); |
---|
| 97 | m8xx.pitc = pit_value; |
---|
| 98 | |
---|
| 99 | /* set PIT irq level, enable PIT, PIT interrupts */ |
---|
| 100 | /* and clear int. status */ |
---|
| 101 | m8xx.piscr = M8xx_PISCR_PIRQ(0) | |
---|
| 102 | M8xx_PISCR_PTE | M8xx_PISCR_PS | M8xx_PISCR_PIE; |
---|
[8ef3818] | 103 | |
---|
| 104 | #ifdef EPPCBUG_SMC1 |
---|
[61bd0301] | 105 | simask_copy = m8xx.simask | M8xx_SIMASK_LVM0; |
---|
[8ef3818] | 106 | #endif /* EPPCBUG_SMC1 */ |
---|
[61bd0301] | 107 | m8xx.simask |= M8xx_SIMASK_LVM0; |
---|
[8ef3818] | 108 | atexit(Clock_exit); |
---|
| 109 | } |
---|
| 110 | |
---|
| 111 | void |
---|
| 112 | ReInstall_clock(rtems_isr_entry new_clock_isr) |
---|
| 113 | { |
---|
| 114 | rtems_isr_entry previous_isr; |
---|
| 115 | rtems_unsigned32 isrlevel = 0; |
---|
| 116 | |
---|
| 117 | rtems_interrupt_disable(isrlevel); |
---|
| 118 | |
---|
| 119 | rtems_interrupt_catch(new_clock_isr, PPC_IRQ_LVL0, &previous_isr); |
---|
| 120 | |
---|
| 121 | rtems_interrupt_enable(isrlevel); |
---|
| 122 | } |
---|
| 123 | |
---|
| 124 | |
---|
| 125 | /* |
---|
| 126 | * Called via atexit() |
---|
| 127 | * Remove the clock interrupt handler by setting handler to NULL |
---|
| 128 | */ |
---|
| 129 | void |
---|
| 130 | Clock_exit(void) |
---|
| 131 | { |
---|
[61bd0301] | 132 | /* disable PIT and PIT interrupts */ |
---|
| 133 | m8xx.piscr &= ~(M8xx_PISCR_PTE | M8xx_PISCR_PIE); |
---|
| 134 | |
---|
| 135 | (void) set_vector(0, PPC_IRQ_LVL0, 1); |
---|
[8ef3818] | 136 | } |
---|
| 137 | |
---|
| 138 | rtems_device_driver Clock_initialize( |
---|
| 139 | rtems_device_major_number major, |
---|
| 140 | rtems_device_minor_number minor, |
---|
| 141 | void *pargp |
---|
| 142 | ) |
---|
| 143 | { |
---|
| 144 | Install_clock( Clock_isr ); |
---|
| 145 | |
---|
| 146 | /* |
---|
| 147 | * make major/minor avail to others such as shared memory driver |
---|
| 148 | */ |
---|
| 149 | |
---|
| 150 | rtems_clock_major = major; |
---|
| 151 | rtems_clock_minor = minor; |
---|
| 152 | |
---|
| 153 | return RTEMS_SUCCESSFUL; |
---|
| 154 | } |
---|
| 155 | |
---|
| 156 | rtems_device_driver Clock_control( |
---|
| 157 | rtems_device_major_number major, |
---|
| 158 | rtems_device_minor_number minor, |
---|
| 159 | void *pargp |
---|
| 160 | ) |
---|
| 161 | { |
---|
| 162 | rtems_libio_ioctl_args_t *args = pargp; |
---|
| 163 | |
---|
| 164 | if (args == 0) |
---|
| 165 | goto done; |
---|
| 166 | |
---|
| 167 | /* |
---|
| 168 | * This is hokey, but until we get a defined interface |
---|
| 169 | * to do this, it will just be this simple... |
---|
| 170 | */ |
---|
| 171 | |
---|
| 172 | if (args->command == rtems_build_name('I', 'S', 'R', ' ')) { |
---|
| 173 | Clock_isr(PPC_IRQ_LVL0); |
---|
| 174 | } |
---|
| 175 | else if (args->command == rtems_build_name('N', 'E', 'W', ' ')) { |
---|
| 176 | ReInstall_clock(args->buffer); |
---|
| 177 | } |
---|
| 178 | |
---|
| 179 | done: |
---|
| 180 | return RTEMS_SUCCESSFUL; |
---|
| 181 | } |
---|
| 182 | |
---|