source: rtems/c/src/lib/libcpu/mips/shared/interrupts/.cvsignore @ 0ef748fb
Last change on this file since 0ef748fb was b4d0d18e, checked in by Joel Sherrill <joel.sherrill@…>, on 12/13/00 at 17:52:53

2000-12-13 Joel Sherrill <joel@…>

  • shared/.cvsignore, shared/, shared/cache/.cvsignore, shared/cache/, shared/cache/cache.c, shared/cache/cache_.h, shared/interrupts/.cvsignore, shared/interrupts/, shared/interrupts/installisrentries.c, shared/interrupts/isr_entries.S, shared/interrupts/maxvectors.c, tx39/.cvsignore, tx39/, tx39/include/.cvsignore, tx39/include/, tx39/include/tx3904.h: New file. Moved some pieces of interrupt processing from score/cpu to libcpu/mips since many interrupt servicing characteristics are CPU model dependent. This patch addresses the number of interrupt sources and where the ISR prologues are located. The only way to currently install the ISR prologues requires that the prologues be installed into RAM.
  • Property mode set to 100644
File size: 21 bytes
Note: See TracBrowser for help on using the repository browser.