source: rtems/c/src/lib/libcpu/m68k/mcf5206/timer/timerisr.S @ 3a1b7b8

4.104.115
Last change on this file since 3a1b7b8 was 3a1b7b8, checked in by Joel Sherrill <joel.sherrill@…>, on Sep 18, 2008 at 5:43:06 PM

2008-09-18 Joel Sherrill <joel.sherrill@…>

  • mcf5206/timer/timerisr.S: Remove unnecessary include of bsp.h
  • Property mode set to 100644
File size: 1.2 KB
Line 
1/*
2 *  Handle MCF5206 TIMER2 interrupts.
3 *
4 * All code in this routine is pure overhead which can perturb the
5 * accuracy of RTEMS' timing test suite.
6 *
7 * See also:    benchmark_timer_read()
8 *
9 * To reduce overhead this is best to be the "rawest" hardware interupt
10 * handler you can write.  This should be the only interrupt which can
11 * occur during the measured time period.
12 *
13 * An external counter, Timer_interrupts, is incremented.
14 *
15 *  Copyright (C) 2000 OKTET Ltd., St.-Petersburg, Russia
16 *  Author: Victor V. Vengerov <vvv@oktet.ru>
17 *
18 *  This file based on work:
19 *  Author:
20 *    David Fiddes, D.J@fiddes.surfaid.org
21 *    http://www.calm.hw.ac.uk/davidf/coldfire/
22 *
23 *  COPYRIGHT (c) 1989-1998.
24 *  On-Line Applications Research Corporation (OAR).
25 *
26 *  The license and distribution terms for this file may be
27 *  found in the file LICENSE in this distribution or at
28 *
29 *  http://www.rtems.com/license/LICENSE.
30 *
31 *  $Id$
32 */
33
34#include <rtems/asm.h>
35#include "mcf5206/mcf5206e.h"
36
37BEGIN_CODE
38        PUBLIC(timerisr)
39SYM(timerisr):
40        move.l   a0, a7@-
41        move.l   #MCF5206E_TER(BSP_MEM_ADDR_IMM, 2), a0
42        move.b   # (MCF5206E_TER_REF + MCF5206E_TER_CAP), (a0)
43        addq.l   #1,SYM(Timer_interrupts) | increment timer value
44        move.l   a7@+, a0
45        rte
46END_CODE
47END
Note: See TracBrowser for help on using the repository browser.