1 | /* Blackfin MMU Registers |
---|
2 | * |
---|
3 | * Copyright (c) 2008 Kallisti Labs, Los Gatos, CA, USA |
---|
4 | * written by Allan Hessenflow <allanh@kallisti.com> |
---|
5 | * |
---|
6 | * The license and distribution terms for this file may be |
---|
7 | * found in the file LICENSE in this distribution or at |
---|
8 | * http://www.rtems.com/license/LICENSE. |
---|
9 | * |
---|
10 | * $Id$ |
---|
11 | */ |
---|
12 | |
---|
13 | #ifndef _mmuRegs_h_ |
---|
14 | #define _mmuRegs_h_ |
---|
15 | |
---|
16 | /* register addresses */ |
---|
17 | #define DCPLB_ADDR0 0xffe00100 |
---|
18 | #define DCPLB_DATA0 0xffe00200 |
---|
19 | #define DCPLB_COUNT 16 |
---|
20 | #define DCPLB_ADDR_PITCH 4 |
---|
21 | #define DCPLB_DATA_PITCH 4 |
---|
22 | #define ICPLB_ADDR0 0xffe01100 |
---|
23 | #define ICPLB_DATA0 0xffe01200 |
---|
24 | #define ICPLB_COUNT 16 |
---|
25 | #define ICPLB_ADDR_PITCH 4 |
---|
26 | #define ICPLB_DATA_PITCH 4 |
---|
27 | |
---|
28 | |
---|
29 | /* register fields */ |
---|
30 | #define DCPLB_DATA_PAGE_SIZE_MASK 0x00030000 |
---|
31 | #define DCPLB_DATA_PAGE_SIZE_1KB 0x00000000 |
---|
32 | #define DCPLB_DATA_PAGE_SIZE_4KB 0x00010000 |
---|
33 | #define DCPLB_DATA_PAGE_SIZE_1MB 0x00020000 |
---|
34 | #define DCPLB_DATA_PAGE_SIZE_4MB 0x00030000 |
---|
35 | #define DCPLB_DATA_CPLB_L1_AOW 0x00008000 |
---|
36 | #define DCPLB_DATA_CPLB_WT 0x00004000 |
---|
37 | #define DCPLB_DATA_CPLB_L1_CHBL 0x00001000 |
---|
38 | #define DCPLB_DATA_CPLB_DIRTY 0x00000080 |
---|
39 | #define DCPLB_DATA_CPLB_SUPV_WR 0x00000010 |
---|
40 | #define DCPLB_DATA_CPLB_USER_WR 0x00000008 |
---|
41 | #define DCPLB_DATA_CPLB_USER_RD 0x00000004 |
---|
42 | #define DCPLB_DATA_CPLB_LOCK 0x00000002 |
---|
43 | #define DCPLB_DATA_CPLB_VALID 0x00000001 |
---|
44 | |
---|
45 | #define ICPLB_DATA_PAGE_SIZE_MASK 0x00030000 |
---|
46 | #define ICPLB_DATA_PAGE_SIZE_1KB 0x00000000 |
---|
47 | #define ICPLB_DATA_PAGE_SIZE_4KB 0x00010000 |
---|
48 | #define ICPLB_DATA_PAGE_SIZE_1MB 0x00020000 |
---|
49 | #define ICPLB_DATA_PAGE_SIZE_4MB 0x00030000 |
---|
50 | #define ICPLB_DATA_CPLB_L1_CHBL 0x00001000 |
---|
51 | #define ICPLB_DATA_CPLB_LRUPRIO 0x00000100 |
---|
52 | #define ICPLB_DATA_CPLB_USER_RD 0x00000004 |
---|
53 | #define ICPLB_DATA_CPLB_LOCK 0x00000002 |
---|
54 | #define ICPLB_DATA_CPLB_VALID 0x00000001 |
---|
55 | |
---|
56 | #endif /* _mmuRegs_h_ */ |
---|
57 | |
---|