source: rtems/c/src/lib/libbsp/powerpc/shared/irq/irq_init.c @ 2d2de4eb

4.104.115
Last change on this file since 2d2de4eb was 2d2de4eb, checked in by Thomas Doerfler <Thomas.Doerfler@…>, on 10/23/09 at 07:32:46

Update for exception support changes.
  • Property mode set to 100644
File size: 10.3 KB
Line 
1/* irq_init.c
2 *
3 *  This file contains the implementation of rtems initialization
4 *  related to interrupt handling.
5 *
6 *  CopyRight (C) 1999 valette@crf.canon.fr
7 *
8 * Enhanced by Jay Kulpinski <jskulpin@eng01.gdds.com>
9 * to make it valid for MVME2300 Motorola boards.
10 *
11 * Till Straumann <strauman@slac.stanford.edu>, 12/20/2001:
12 * Use the new interface to openpic_init
13 *
14 *  The license and distribution terms for this file may be
15 *  found in the file LICENSE in this distribution or at
16 *  http://www.rtems.com/license/LICENSE.
17 *
18 *  $Id$
19 */
20
21#include <libcpu/io.h>
22#include <libcpu/spr.h>
23#include <bsp/pci.h>
24#include <bsp/residual.h>
25#include <bsp/openpic.h>
26#include <bsp/irq.h>
27#include <bsp/irq_supp.h>
28#include <bsp.h>
29#include <bsp/motorola.h>
30#include <rtems/bspIo.h>
31
32typedef struct {
33  unsigned char bus;    /* few chance the PCI/ISA bridge is not on first bus but ... */
34  unsigned char device;
35  unsigned char function;
36} pci_isa_bridge_device;
37
38pci_isa_bridge_device* via_82c586 = 0;
39static pci_isa_bridge_device bridge;
40
41/*
42 * default on/off function
43 */
44static void nop_func(void){}
45/*
46 * default isOn function
47 */
48static int not_connected(void) {return 0;}
49/*
50 * default possible isOn function
51static int connected(void) {return 1;}
52 */
53
54static rtems_irq_connect_data           rtemsIrq[BSP_IRQ_NUMBER];
55static rtems_irq_global_settings        initial_config;
56static rtems_irq_connect_data           defaultIrq = {
57  /* vectorIdex,         hdl            , handle        , on            , off           , isOn */
58  0,                     nop_func       , NULL          , nop_func      , nop_func      , not_connected
59};
60static rtems_irq_prio irqPrioTable[BSP_IRQ_NUMBER]={
61  /*
62   * actual priorities for interrupt :
63   *    0   means that only current interrupt is masked
64   *    255 means all other interrupts are masked
65   */
66  /*
67   * ISA interrupts.
68   * The second entry has a priority of 255 because
69   * it is the slave pic entry and should always remain
70   * unmasked.
71   */
72  0,0,
73  255,
74  0, 0, 0, 0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
75  /*
76   * PCI Interrupts
77   */
78  8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, /* for raven prio 0 means unactive... */
79  /*
80   * Processor exceptions handled as interrupts
81   */
82  0
83};
84
85#if defined(mvme2100)
86static unsigned char mvme2100_openpic_initpolarities[16] = {
87    0,  /* Not used - should be disabled */
88    0,  /* DEC21143 Controller */
89    0,  /* PMC/PC-MIP Type I Slot 0 */
90    0,  /* PC-MIP Type I Slot 1 */
91    0,  /* PC-MIP Type II Slot 0 */
92    0,  /* PC-MIP Type II Slot 1 */
93    0,  /* Not used - should be disabled */
94    0,  /* PCI Expansion Interrupt A/Universe II (LINT0) */
95    0,  /* PCI Expansion Interrupt B/Universe II (LINT1) */
96    0,  /* PCI Expansion Interrupt C/Universe II (LINT2) */
97    0,  /* PCI Expansion Interrupt D/Universe II (LINT3) */
98    0,  /* Not used - should be disabled */
99    0,  /* Not used - should be disabled */
100    1,  /* 16550 UART */
101    0,  /* Front panel Abort Switch */
102    0,  /* RTC IRQ */
103};
104
105static unsigned char mvme2100_openpic_initsenses[] = {
106    0,  /* Not used - should be disabled */
107    1,  /* DEC21143 Controller */
108    1,  /* PMC/PC-MIP Type I Slot 0 */
109    1,  /* PC-MIP Type I Slot 1 */
110    1,  /* PC-MIP Type II Slot 0 */
111    1,  /* PC-MIP Type II Slot 1 */
112    0,  /* Not used - should be disabled */
113    1,  /* PCI Expansion Interrupt A/Universe II (LINT0) */
114    1,  /* PCI Expansion Interrupt B/Universe II (LINT1) */
115    1,  /* PCI Expansion Interrupt C/Universe II (LINT2) */
116    1,  /* PCI Expansion Interrupt D/Universe II (LINT3) */
117    0,  /* Not used - should be disabled */
118    0,  /* Not used - should be disabled */
119    1,  /* 16550 UART */
120    0,  /* Front panel Abort Switch */
121    1,  /* RTC IRQ */
122};
123#else
124static unsigned char mcp750_openpic_initpolarities[16] = {
125    1,  /* 8259 cascade */
126    0,  /* all the rest of them */
127};
128
129static unsigned char mcp750_openpic_initsenses[] = {
130    1,  /* MCP750_INT_PCB(8259) */
131    0,  /* MCP750_INT_FALCON_ECC_ERR */
132    1,  /* MCP750_INT_PCI_ETHERNET */
133    1,  /* MCP750_INT_PCI_PMC */
134    1,  /* MCP750_INT_PCI_WATCHDOG_TIMER1 */
135    1,  /* MCP750_INT_PCI_PRST_SIGNAL */
136    1,  /* MCP750_INT_PCI_FALL_SIGNAL */
137    1,  /* MCP750_INT_PCI_DEG_SIGNAL */
138    1,  /* MCP750_INT_PCI_BUS1_INTA */
139    1,  /* MCP750_INT_PCI_BUS1_INTB */
140    1,  /* MCP750_INT_PCI_BUS1_INTC */
141    1,  /* MCP750_INT_PCI_BUS1_INTD */
142    1,  /* MCP750_INT_PCI_BUS2_INTA */
143    1,  /* MCP750_INT_PCI_BUS2_INTB */
144    1,  /* MCP750_INT_PCI_BUS2_INTC */
145    1,  /* MCP750_INT_PCI_BUS2_INTD */
146};
147#endif
148
149void VIA_isa_bridge_interrupts_setup(void)
150{
151  pci_isa_bridge_device pci_dev;
152  uint32_t temp;
153  unsigned char tmp;
154  unsigned char maxBus;
155  unsigned found = 0;
156
157  maxBus = pci_bus_count();
158  pci_dev.function      = 0; /* Assumes the bidge is the first function */
159
160  for (pci_dev.bus = 0; pci_dev.bus < maxBus; pci_dev.bus++) {
161#ifdef SCAN_PCI_PRINT
162    printk("isa_bridge_interrupts_setup: Scanning bus %d\n", pci_dev.bus);
163#endif
164    for (pci_dev.device = 0; pci_dev.device < PCI_MAX_DEVICES; pci_dev.device++) {
165#ifdef SCAN_PCI_PRINT
166      printk("isa_bridge_interrupts_setup: Scanning device %d\n", pci_dev.device);
167#endif
168      pci_read_config_dword(pci_dev.bus, pci_dev.device,  pci_dev.function,
169                               PCI_VENDOR_ID, &temp);
170#ifdef SCAN_PCI_PRINT
171      printk("Vendor/device = %x\n", temp);
172#endif
173      if ((temp == (((unsigned short) PCI_VENDOR_ID_VIA) | (PCI_DEVICE_ID_VIA_82C586_0 << 16)))
174         ) {
175        bridge = pci_dev;
176        via_82c586 = &bridge;
177#ifdef SHOW_ISA_PCI_BRIDGE_SETTINGS
178        /*
179         * Should print : bus = 0, device = 11, function = 0 on a MCP750.
180         */
181        printk("Via PCI/ISA bridge found at bus = %d, device = %d, function = %d\n",
182               via_82c586->bus,
183               via_82c586->device,
184               via_82c586->function);
185#endif
186        found = 1;
187        goto loop_exit;
188
189      }
190    }
191  }
192loop_exit:
193  if (!found) BSP_panic("VIA_82C586 PCI/ISA bridge not found!n");
194
195  tmp = inb(0x810);
196  if  ( !(tmp & 0x2)) {
197#ifdef SHOW_ISA_PCI_BRIDGE_SETTINGS
198    printk("This is a second generation MCP750 board\n");
199    printk("We must reprogram the PCI/ISA bridge...\n");
200#endif
201    pci_read_config_byte(via_82c586->bus, via_82c586->device, via_82c586->function,
202                         0x47,  &tmp);
203#ifdef SHOW_ISA_PCI_BRIDGE_SETTINGS
204    printk(" PCI ISA bridge control2 = %x\n", (unsigned) tmp);
205#endif
206    /*
207     * Enable 4D0/4D1 ISA interrupt level/edge config registers
208     */
209    tmp |= 0x20;
210    pci_write_config_byte(via_82c586->bus, via_82c586->device, via_82c586->function,
211                          0x47, tmp);
212    /*
213     * Now program the ISA interrupt edge/level
214     */
215    tmp = ELCRS_INT9_LVL | ELCRS_INT10_LVL | ELCRS_INT11_LVL;
216    outb(tmp, ISA8259_S_ELCR);
217    tmp = ELCRM_INT5_LVL;
218    outb(tmp, ISA8259_M_ELCR);;
219    /*
220     * Set the Interrupt inputs to non-inverting level interrupt
221     */
222    pci_read_config_byte(via_82c586->bus, via_82c586->device, via_82c586->function,
223                            0x54, &tmp);
224#ifdef SHOW_ISA_PCI_BRIDGE_SETTINGS
225    printk(" PCI ISA bridge PCI/IRQ Edge/Level Select = %x\n", (unsigned) tmp);
226#endif
227    tmp = 0;
228    pci_write_config_byte(via_82c586->bus, via_82c586->device, via_82c586->function,
229                          0x54, tmp);
230  }
231  else {
232#ifdef SHOW_ISA_PCI_BRIDGE_SETTINGS
233    printk("This is a first generation MCP750 board\n");
234    printk("We just show the actual value used by PCI/ISA bridge\n");
235#endif
236    pci_read_config_byte(via_82c586->bus, via_82c586->device, via_82c586->function,
237                         0x47,  &tmp);
238#ifdef SHOW_ISA_PCI_BRIDGE_SETTINGS
239    printk(" PCI ISA bridge control2 = %x\n", (unsigned) tmp);
240#endif
241    /*
242     * Show the Interrupt inputs inverting/non-inverting level status
243     */
244    pci_read_config_byte(via_82c586->bus, via_82c586->device, via_82c586->function,
245                         0x54, &tmp);
246#ifdef SHOW_ISA_PCI_BRIDGE_SETTINGS
247    printk(" PCI ISA bridge PCI/IRQ Edge/Level Select = %x\n", (unsigned) tmp);
248#endif
249  }
250}
251
252  /*
253   * This code assumes the exceptions management setup has already
254   * been done. We just need to replace the exceptions that will
255   * be handled like interrupt. On mcp750/mpc750 and many PPC processors
256   * this means the decrementer exception and the external exception.
257   */
258void BSP_rtems_irq_mng_init(unsigned cpuId)
259{
260#if !defined(mvme2100)
261  int known_cpi_isa_bridge = 0;
262#endif
263  int i;
264
265  /*
266   * First initialize the Interrupt management hardware
267   */
268#if defined(mvme2100)
269#ifdef TRACE_IRQ_INIT
270  printk("Going to initialize EPIC interrupt controller (openpic compliant)\n");
271#endif
272  /* EPIC sources don't start at the regular place; define appropriate offset
273   * prior to initializing the PIC.
274   */
275  openpic_init(1, mvme2100_openpic_initpolarities, mvme2100_openpic_initsenses, 16, 16, BSP_bus_frequency);
276#else
277#ifdef TRACE_IRQ_INIT 
278  printk("Going to initialize raven interrupt controller (openpic compliant)\n");
279#endif
280  openpic_init(1, mcp750_openpic_initpolarities, mcp750_openpic_initsenses, 0, 0, 0);
281#ifdef TRACE_IRQ_INIT 
282  printk("Going to initialize the PCI/ISA bridge IRQ related setting (VIA 82C586)\n");
283#endif
284  if ( currentBoard == MESQUITE ) {
285    VIA_isa_bridge_interrupts_setup();
286    known_cpi_isa_bridge = 1;
287  }
288  if ( currentBoard == MVME_2300 ) {
289    /* nothing to do for W83C553 bridge */
290    known_cpi_isa_bridge = 1;
291  }
292  if ( currentBoard == MTX_WO_PP || currentBoard == MTX_W_PP ) {
293     /* W83C554, don't to anything at the moment.  gregm 11/6/2002 */
294     known_cpi_isa_bridge = 1;
295  }
296
297  if (!known_cpi_isa_bridge) {
298    printk("Please add code for PCI/ISA bridge init to libbsp/powerpc/shared/irq/irq_init.c\n");
299    printk("If your card works correctly please add a test and set known_cpi_isa_bridge to true\n");
300    printk("currentBoard = %i\n", currentBoard);
301  }
302#ifdef TRACE_IRQ_INIT
303  printk("Going to initialize the ISA PC legacy IRQ management hardware\n");
304#endif
305  BSP_i8259s_init();
306#endif
307
308  /*
309   * Initialize RTEMS management interrupt table
310   */
311    /*
312     * re-init the rtemsIrq table
313     */
314    for (i = 0; i < BSP_IRQ_NUMBER; i++) {
315      rtemsIrq[i]      = defaultIrq;
316      rtemsIrq[i].name = i;
317    }
318    /*
319     * Init initial Interrupt management config
320     */
321    initial_config.irqNb        = BSP_IRQ_NUMBER;
322    initial_config.defaultEntry = defaultIrq;
323    initial_config.irqHdlTbl    = rtemsIrq;
324    initial_config.irqBase      = BSP_LOWEST_OFFSET;
325    initial_config.irqPrioTbl   = irqPrioTable;
326
327    if (!BSP_rtems_irq_mngt_set(&initial_config)) {
328      /*
329       * put something here that will show the failure...
330       */
331      BSP_panic("Unable to initialize RTEMS interrupt Management!!! System locked\n");
332    }
333 
334#ifdef TRACE_IRQ_INIT 
335    printk("RTEMS IRQ management is now operational\n");
336#endif
337}
Note: See TracBrowser for help on using the repository browser.