source: rtems/c/src/lib/libbsp/powerpc/shared/bootloader/README @ 9b4422a2

4.115
Last change on this file since 9b4422a2 was 9b4422a2, checked in by Joel Sherrill <joel.sherrill@…>, on May 3, 2012 at 3:09:24 PM

Remove All CVS Id Strings Possible Using a Script

Script does what is expected and tries to do it as
smartly as possible.

+ remove occurrences of two blank comment lines

next to each other after Id string line removed.

+ remove entire comment blocks which only exited to

contain CVS Ids

+ If the processing left a blank line at the top of

a file, it was removed.

  • Property mode set to 100644
File size: 1.7 KB
Line 
1The code in this directory has been taken WITH PERMISSION from
2Gabriel Paubert, paubert@iram.es. The main reason for having
3a separate bootloader for PreP compliant firmware is that the
4initial code is relocated by firmware at an unknow address
5(actually  0x5000 on motorola MCP750) and that as Gabriel I
6think having a relocatable bootloder code is a must.
7
8So the way of building a binary executable that can be booted via
9hard disk or network boot goes like this :
10
11        - make a RTEMS executable,
12        - put is as data section in the bootloder binary,
13        - relink the loader (see make-exe macros for details),
14
15I would like to thank Gabriel for his support and his code.
16The original code can be found in form of a patch to official linux
17kernel at (I insist not vger ppc kernel or Imac ppc kernels!!) :
18
19<ftp://vlab1.iram.es/pub/linux-2.2/> 
20
21After applying the patch, the code is located in a new directory
22called prepboot.
23
24(NB : note use ftp not netscape...)
25
26Note that the actual code differs a lot since Gabriel choose to use
27a CHRP compliant mapping instead of a Prep Mapping to save
28BATs. I had no time to upgrade the code to its new one allthough
29I agree it should be done...
30
31I have also splitted the original code to have a more modular
32design enabling to reuse code between the loader and RTEMS
33initialization (e.g printk, ...).
34
35Eric Valette (valette@crf.canon.fr)
36
37
38**************************************************
392003/5/7, Greg Menke, gregory.menke@gsfc.nasa.gov
40
41Reworked the pci bus 0 initialization a little and added support for
42configuring an arbitrary number of other busses & their respective
43bridges.  Also added support for configuring IO ranges below 0x10000,
44which I think is reasonable given this is a PowerPC bsp.
45
Note: See TracBrowser for help on using the repository browser.