[7be6ad9] | 1 | /* irq.h |
---|
| 2 | * |
---|
| 3 | * This include file describe the data structure and the functions implemented |
---|
| 4 | * by rtems to write interrupt handlers. |
---|
| 5 | * |
---|
| 6 | * CopyRight (C) 1999 valette@crf.canon.fr |
---|
| 7 | * |
---|
| 8 | * This code is heavilly inspired by the public specification of STREAM V2 |
---|
| 9 | * that can be found at : |
---|
| 10 | * |
---|
| 11 | * <http://www.chorus.com/Documentation/index.html> by following |
---|
| 12 | * the STREAM API Specification Document link. |
---|
| 13 | * |
---|
| 14 | * The license and distribution terms for this file may be |
---|
[0c875c6a] | 15 | * found in the file LICENSE in this distribution or at |
---|
[c499856] | 16 | * http://www.rtems.org/license/LICENSE. |
---|
[7be6ad9] | 17 | * |
---|
[ee732739] | 18 | * Copyright 2004, 2005 Brookhaven National Laboratory and |
---|
[ac7af4a] | 19 | * Shuchen Kate Feng <feng1@bnl.gov> |
---|
[7be6ad9] | 20 | * |
---|
| 21 | * - modified shared/irq/irq.h for Mvme5500 (no ISA devices/PIC) |
---|
| 22 | * - Discovery GT64260 interrupt controller instead of 8259. |
---|
[ac7af4a] | 23 | * - Added support for software IRQ priority levels. |
---|
[ee732739] | 24 | * - modified to optimize the IRQ latency and handling |
---|
[7be6ad9] | 25 | */ |
---|
| 26 | |
---|
| 27 | #ifndef LIBBSP_POWERPC_MVME5500_IRQ_IRQ_H |
---|
| 28 | #define LIBBSP_POWERPC_MVME5500_IRQ_IRQ_H |
---|
| 29 | |
---|
[0296f518] | 30 | #define BSP_SHARED_HANDLER_SUPPORT 1 |
---|
[490fd4a] | 31 | #include <rtems/irq.h> |
---|
[7be6ad9] | 32 | |
---|
| 33 | #ifndef ASM |
---|
| 34 | |
---|
[ee732739] | 35 | #define OneTierIrqPrioTbl 1 |
---|
[7be6ad9] | 36 | |
---|
| 37 | /* |
---|
| 38 | * Symbolic IRQ names and related definitions. |
---|
| 39 | */ |
---|
| 40 | |
---|
| 41 | /* leave the ISA symbols in there, so we can reuse shared/irq.c |
---|
| 42 | * Also, we start numbering PCI irqs at 16 because the OPENPIC |
---|
| 43 | * driver relies on this when mapping irq number <-> vectors |
---|
| 44 | * (OPENPIC_VEC_SOURCE in openpic.h) |
---|
| 45 | */ |
---|
| 46 | |
---|
[ac7af4a] | 47 | /* See section 25.2 , Table 734 of GT64260 controller |
---|
[7be6ad9] | 48 | * Main Interrupt Cause Low register |
---|
| 49 | */ |
---|
[490fd4a] | 50 | #define BSP_MICL_IRQ_NUMBER (32) |
---|
| 51 | #define BSP_MICL_IRQ_LOWEST_OFFSET (0) |
---|
| 52 | #define BSP_MICL_IRQ_MAX_OFFSET (BSP_MICL_IRQ_LOWEST_OFFSET + BSP_MICL_IRQ_NUMBER -1) |
---|
[ac7af4a] | 53 | /* |
---|
[7be6ad9] | 54 | * Main Interrupt Cause High register |
---|
| 55 | */ |
---|
[490fd4a] | 56 | #define BSP_MICH_IRQ_NUMBER (32) |
---|
| 57 | #define BSP_MICH_IRQ_LOWEST_OFFSET (BSP_MICL_IRQ_MAX_OFFSET+1) |
---|
| 58 | #define BSP_MICH_IRQ_MAX_OFFSET (BSP_MICH_IRQ_LOWEST_OFFSET + BSP_MICH_IRQ_NUMBER -1) |
---|
| 59 | /* External GPP Interrupt assignements |
---|
| 60 | */ |
---|
| 61 | #define BSP_GPP_IRQ_NUMBER (32) |
---|
| 62 | #define BSP_GPP_IRQ_LOWEST_OFFSET (BSP_MICH_IRQ_MAX_OFFSET+1) |
---|
| 63 | #define BSP_GPP_IRQ_MAX_OFFSET (BSP_GPP_IRQ_LOWEST_OFFSET + BSP_GPP_IRQ_NUMBER - 1) |
---|
[7be6ad9] | 64 | |
---|
[490fd4a] | 65 | /* |
---|
| 66 | * PowerPc exceptions handled as interrupt where a rtems managed interrupt |
---|
| 67 | * handler might be connected |
---|
| 68 | */ |
---|
| 69 | #define BSP_PROCESSOR_IRQ_NUMBER (1) |
---|
| 70 | #define BSP_PROCESSOR_IRQ_LOWEST_OFFSET (BSP_GPP_IRQ_MAX_OFFSET + 1) |
---|
| 71 | #define BSP_PROCESSOR_IRQ_MAX_OFFSET (BSP_PROCESSOR_IRQ_LOWEST_OFFSET + BSP_PROCESSOR_IRQ_NUMBER - 1) |
---|
[7be6ad9] | 72 | |
---|
| 73 | /* allow a couple of vectors for VME and counter/timer irq sources etc. |
---|
[ac7af4a] | 74 | * This is probably not needed any more. |
---|
[7be6ad9] | 75 | */ |
---|
[490fd4a] | 76 | #define BSP_MISC_IRQ_NUMBER (30) |
---|
| 77 | #define BSP_MISC_IRQ_LOWEST_OFFSET (BSP_PROCESSOR_IRQ_MAX_OFFSET + 1) |
---|
| 78 | #define BSP_MISC_IRQ_MAX_OFFSET (BSP_MISC_IRQ_LOWEST_OFFSET + BSP_MISC_IRQ_NUMBER - 1) |
---|
[7be6ad9] | 79 | |
---|
| 80 | /* |
---|
| 81 | * Summary |
---|
| 82 | */ |
---|
[490fd4a] | 83 | #define BSP_IRQ_NUMBER (BSP_MISC_IRQ_MAX_OFFSET + 1) |
---|
[ee732739] | 84 | #define BSP_MAIN_IRQ_NUMBER (64) |
---|
| 85 | #define BSP_PIC_IRQ_NUMBER (96) |
---|
[490fd4a] | 86 | #define BSP_LOWEST_OFFSET (BSP_MICL_IRQ_LOWEST_OFFSET) |
---|
| 87 | #define BSP_MAX_OFFSET (BSP_MISC_IRQ_MAX_OFFSET) |
---|
[7be6ad9] | 88 | |
---|
| 89 | /* Main CPU interrupt cause (Low) */ |
---|
[490fd4a] | 90 | #define BSP_MAIN_TIMER0_1_IRQ (BSP_MICL_IRQ_LOWEST_OFFSET+8) |
---|
| 91 | #define BSP_MAIN_PCI0_7_0 (BSP_MICL_IRQ_LOWEST_OFFSET+12) |
---|
| 92 | #define BSP_MAIN_PCI0_15_8 (BSP_MICL_IRQ_LOWEST_OFFSET+13) |
---|
| 93 | #define BSP_MAIN_PCI0_23_16 (BSP_MICL_IRQ_LOWEST_OFFSET+14) |
---|
| 94 | #define BSP_MAIN_PCI0_31_24 (BSP_MICL_IRQ_LOWEST_OFFSET+15) |
---|
| 95 | #define BSP_MAIN_PCI1_7_0 (BSP_MICL_IRQ_LOWEST_OFFSET+16) |
---|
| 96 | #define BSP_MAIN_PCI1_15_8 (BSP_MICL_IRQ_LOWEST_OFFSET+18) |
---|
| 97 | #define BSP_MAIN_PCI1_23_16 (BSP_MICL_IRQ_LOWEST_OFFSET+19) |
---|
| 98 | #define BSP_MAIN_PCI1_31_24 (BSP_MICL_IRQ_LOWEST_OFFSET+20) |
---|
[7be6ad9] | 99 | |
---|
| 100 | |
---|
| 101 | /* Main CPU interrupt cause (High) */ |
---|
[490fd4a] | 102 | #define BSP_MAIN_ETH0_IRQ (BSP_MICH_IRQ_LOWEST_OFFSET) |
---|
| 103 | #define BSP_MAIN_ETH1_IRQ (BSP_MICH_IRQ_LOWEST_OFFSET+1) |
---|
| 104 | #define BSP_MAIN_ETH2_IRQ (BSP_MICH_IRQ_LOWEST_OFFSET+2) |
---|
| 105 | #define BSP_MAIN_GPP7_0_IRQ (BSP_MICH_IRQ_LOWEST_OFFSET+24) |
---|
| 106 | #define BSP_MAIN_GPP15_8_IRQ (BSP_MICH_IRQ_LOWEST_OFFSET+25) |
---|
| 107 | #define BSP_MAIN_GPP23_16_IRQ (BSP_MICH_IRQ_LOWEST_OFFSET+26) |
---|
| 108 | #define BSP_MAIN_GPP31_24_IRQ (BSP_MICH_IRQ_LOWEST_OFFSET+27) |
---|
[7be6ad9] | 109 | |
---|
| 110 | /* on the MVME5500, these are the GT64260B external GPP0 interrupt */ |
---|
[ee732739] | 111 | #define BSP_PCI_IRQ_LOWEST_OFFSET (BSP_GPP_IRQ_LOWEST_OFFSET) |
---|
[f3173c0] | 112 | #define BSP_UART_COM2_IRQ (BSP_GPP_IRQ_LOWEST_OFFSET) |
---|
| 113 | #define BSP_UART_COM1_IRQ (BSP_GPP_IRQ_LOWEST_OFFSET) |
---|
[490fd4a] | 114 | #define BSP_GPP8_IRQ_OFFSET (BSP_GPP_IRQ_LOWEST_OFFSET+8) |
---|
| 115 | #define BSP_GPP_PMC1_INTA (BSP_GPP8_IRQ_OFFSET) |
---|
| 116 | #define BSP_GPP16_IRQ_OFFSET (BSP_GPP_IRQ_LOWEST_OFFSET+16) |
---|
| 117 | #define BSP_GPP24_IRQ_OFFSET (BSP_GPP_IRQ_LOWEST_OFFSET+24) |
---|
| 118 | #define BSP_GPP_VME_VLINT0 (BSP_GPP_IRQ_LOWEST_OFFSET+12) |
---|
| 119 | #define BSP_GPP_VME_VLINT1 (BSP_GPP_IRQ_LOWEST_OFFSET+13) |
---|
| 120 | #define BSP_GPP_VME_VLINT2 (BSP_GPP_IRQ_LOWEST_OFFSET+14) |
---|
| 121 | #define BSP_GPP_VME_VLINT3 (BSP_GPP_IRQ_LOWEST_OFFSET+15) |
---|
| 122 | #define BSP_GPP_PMC2_INTA (BSP_GPP_IRQ_LOWEST_OFFSET+16) |
---|
| 123 | #define BSP_GPP_82544_IRQ (BSP_GPP_IRQ_LOWEST_OFFSET+20) |
---|
| 124 | #define BSP_GPP_WDT_NMI_IRQ (BSP_GPP_IRQ_LOWEST_OFFSET+24) |
---|
| 125 | #define BSP_GPP_WDT_EXP_IRQ (BSP_GPP_IRQ_LOWEST_OFFSET+25) |
---|
[7be6ad9] | 126 | |
---|
| 127 | /* |
---|
| 128 | * Some Processor execption handled as rtems IRQ symbolic name definition |
---|
| 129 | */ |
---|
[490fd4a] | 130 | #define BSP_DECREMENTER (BSP_PROCESSOR_IRQ_LOWEST_OFFSET) |
---|
[7be6ad9] | 131 | |
---|
| 132 | extern void BSP_rtems_irq_mng_init(unsigned cpuId); |
---|
| 133 | |
---|
[0296f518] | 134 | #include <bsp/irq_supp.h> |
---|
| 135 | |
---|
[7be6ad9] | 136 | #endif |
---|
| 137 | #endif |
---|