4.104.114.84.95
Last change
on this file since ee733965 was
ee733965,
checked in by Joel Sherrill <joel.sherrill@…>, on 02/17/99 at 20:24:53
|
Jay Monkman <jmonkman@…> submitted the eth_comm BSP for a PPC860
based board.
|
-
Property mode set to
100644
|
File size:
1.7 KB
|
Line | |
---|
1 | # |
---|
2 | # $Id$ |
---|
3 | # |
---|
4 | |
---|
5 | BSP NAME: eth_comm |
---|
6 | BOARD: Frasca International, Inc Ethernet Comm board |
---|
7 | BUS: N/A |
---|
8 | CPU FAMILY: ppc |
---|
9 | CPU: PowerPC MPC860/MPC860T |
---|
10 | COPROCESSORS: N/A |
---|
11 | MODE: 32 bit mode |
---|
12 | |
---|
13 | DEBUG MONITOR: None |
---|
14 | |
---|
15 | PERIPHERALS |
---|
16 | =========== |
---|
17 | TIMERS: PIT |
---|
18 | RESOLUTION: 1 microsecond |
---|
19 | SERIAL PORTS: 4 SCCs (one is used for ethernet on MPC860, and unused |
---|
20 | on MPC860T), 2 SMC, 4 on external FPGA, 3 CANBUS |
---|
21 | REAL-TIME CLOCK: |
---|
22 | DMA: Each serial port |
---|
23 | VIDEO: none |
---|
24 | SCSI: none |
---|
25 | NETWORKING: Ethernet (10 Mbps) on SCC1 (MPC860) |
---|
26 | Fast ethernet (100/10 Mbps) on FEC (MPC860T) |
---|
27 | |
---|
28 | DRIVER INFORMATION |
---|
29 | ================== |
---|
30 | CLOCK DRIVER: |
---|
31 | IOSUPP DRIVER: |
---|
32 | SHMSUPP: none |
---|
33 | TIMER DRIVER: |
---|
34 | |
---|
35 | STDIO |
---|
36 | ===== |
---|
37 | PORT: SCC2 |
---|
38 | ELECTRICAL: RS-232 |
---|
39 | BAUD: 9600 |
---|
40 | BITS PER CHARACTER: 8 |
---|
41 | PARITY: None |
---|
42 | STOP BITS: 1 |
---|
43 | |
---|
44 | NOTES |
---|
45 | ===== |
---|
46 | On-chip resources: |
---|
47 | SCC1 network or console |
---|
48 | SCC2 console |
---|
49 | SCC3 console |
---|
50 | SCC4 console |
---|
51 | CLK1 network |
---|
52 | CLK2 network |
---|
53 | CLK3 |
---|
54 | CLK4 |
---|
55 | CLK5 |
---|
56 | CLK6 |
---|
57 | CLK7 |
---|
58 | CLK8 |
---|
59 | BRG1 console |
---|
60 | BRG2 console |
---|
61 | BRG3 console |
---|
62 | BRG4 console |
---|
63 | RTC |
---|
64 | PIT clock |
---|
65 | TB |
---|
66 | DEC |
---|
67 | SWT |
---|
68 | *CS0 FLASH |
---|
69 | *CS1 DRAM bank 1 |
---|
70 | *CS2 CAN0 |
---|
71 | *CS3 CAN1 |
---|
72 | *CS4 CAN2 |
---|
73 | *CS5 MB1 |
---|
74 | *CS6 ARINC |
---|
75 | *CS7 DRAM bank 0 |
---|
76 | UPMA |
---|
77 | UPMB |
---|
78 | IRQ0 |
---|
79 | IRQ1 |
---|
80 | IRQ2 CAN2 |
---|
81 | IRQ3 CAN0 |
---|
82 | IRQ4 CAN1 |
---|
83 | IRQ5 |
---|
84 | IRQ6 |
---|
85 | IRQ7 |
---|
86 | IRQ_LVL0 clock - PIT |
---|
87 | IRQ_LVL1 |
---|
88 | IRQ_LVL2 |
---|
89 | IRQ_LVL3 |
---|
90 | IRQ_LVL4 |
---|
91 | IRQ_LVL5 |
---|
92 | IRQ_LVL6 |
---|
93 | IRQ_LVL7 |
---|
94 | Board description |
---|
95 | ----------------- |
---|
96 | Clock rate: 40 - 66 MHz, depending on CPU |
---|
97 | Bus width: 16 bit Flash, 32 bit DRAM |
---|
98 | FLASH: 128K - 1024K, 120ns |
---|
99 | RAM: 2 - 32M DRAM SIMM, autodetects size and speed |
---|
100 | |
---|
Note: See
TracBrowser
for help on using the repository browser.