source: rtems/c/src/lib/libbsp/mips/hurricane/liblnk/regs.h @ 0436cfb

4.9.2
Last change on this file since 0436cfb was 0436cfb, checked in by cvs2git <rtems-devel@…>, on Sep 15, 2009 at 5:32:54 AM

This commit was manufactured by cvs2svn to create tag 'rtems-4-9-2'.

Sprout from rtems-4-9-branch 2009-03-12 17:03:39 UTC Joel Sherrill <joel.sherrill@…> 'Upgrade to 4.9.2'
Cherrypick from rtems-4-9-branch 2009-09-15 05:32:51 UTC cvs2git <rtems-devel@…> 'This commit was manufactured by cvs2svn to create branch 'rtems-4-9-branch'.':

c/src/lib/libbsp/arm/gba/console/defaultfont.h
c/src/lib/libbsp/arm/smdk2410/include/.cvsignore
c/src/lib/libbsp/bare/preinstall.am
c/src/lib/libbsp/m68k/genmcf548x/include/.cvsignore
c/src/lib/libbsp/m68k/mcf52235/include/.cvsignore
c/src/lib/libbsp/m68k/mcf5329/include/.cvsignore
c/src/lib/libbsp/mips/csb350/start/regs.h
c/src/lib/libbsp/mips/genmongoosev/start/regs.h
c/src/lib/libbsp/mips/hurricane/liblnk/regs.h
c/src/lib/libbsp/mips/jmr3904/start/regs.h
c/src/lib/libbsp/mips/rbtx4925/liblnk/regs.h
c/src/lib/libbsp/mips/rbtx4938/liblnk/regs.h
c/src/lib/libbsp/powerpc/mvme3100/include/.cvsignore
c/src/lib/libbsp/powerpc/virtex/include/.cvsignore

  • Property mode set to 100644
File size: 5.3 KB
Line 
1/*
2 * regs.S -- standard MIPS register names.
3 *
4 * Copyright (c) 1995 Cygnus Support
5 *
6 * The authors hereby grant permission to use, copy, modify, distribute,
7 * and license this software and its documentation for any purpose, provided
8 * that existing copyright notices are retained in all copies and that this
9 * notice is included verbatim in any distributions. No written agreement,
10 * license, or royalty fee is required for any of the authorized uses.
11 * Modifications to this software may be copyrighted by their authors
12 * and need not follow the licensing terms described here, provided that
13 * the new terms are clearly indicated on the first page of each file where
14 * they apply.
15 */
16
17/* Standard MIPS register names: */
18#define zero    $0
19#define z0      $0
20#define v0      $2
21#define v1      $3
22#define a0      $4
23#define a1      $5
24#define a2      $6
25#define a3      $7
26#define t0      $8
27#define t1      $9
28#define t2      $10
29#define t3      $11
30#define t4      $12
31#define t5      $13
32#define t6      $14
33#define t7      $15
34#define s0      $16
35#define s1      $17
36#define s2      $18
37#define s3      $19
38#define s4      $20
39#define s5      $21
40#define s6      $22
41#define s7      $23
42#define t8      $24
43#define t9      $25
44#define k0      $26     /* kernel private register 0 */
45#define k1      $27     /* kernel private register 1 */
46#define gp      $28     /* global data pointer */
47#define sp      $29     /* stack-pointer */
48#define fp      $30     /* frame-pointer */
49#define ra      $31     /* return address */
50#define pc      $pc     /* pc, used on mips16 */
51
52#define fp0     $f0
53#define fp1     $f1
54
55/* Useful memory constants: */
56#define K0BASE          0x80000000
57#ifndef __mips64
58#define K1BASE          0xA0000000
59#else
60#define K1BASE          0xFFFFFFFFA0000000LL
61#endif
62
63#define PHYS_TO_K1(a)   ((unsigned)(a) | K1BASE)
64
65/* Standard Co-Processor 0 register numbers: */
66#define C0_COUNT        $9              /* Count Register */
67#define C0_SR           $12             /* Status Register */
68#define C0_CAUSE        $13             /* last exception description */
69#define C0_EPC          $14             /* Exception error address */
70#define C0_CONFIG       $16             /* CPU configuration */
71
72/* Standard Status Register bitmasks: */
73#define SR_CU1          0x20000000      /* Mark CP1 as usable */
74#define SR_FR           0x04000000      /* Enable MIPS III FP registers */
75#define SR_BEV          0x00400000      /* Controls location of exception vectors */
76#define SR_PE           0x00100000      /* Mark soft reset (clear parity error) */
77
78#define SR_KX           0x00000080      /* Kernel extended addressing enabled */
79#define SR_SX           0x00000040      /* Supervisor extended addressing enabled */
80#define SR_UX           0x00000020      /* User extended addressing enabled */
81
82/* Standard (R4000) cache operations. Taken from "MIPS R4000
83   Microprocessor User's Manual" 2nd edition: */
84
85#define CACHE_I         (0)     /* primary instruction */
86#define CACHE_D         (1)     /* primary data */
87#define CACHE_SI        (2)     /* secondary instruction */
88#define CACHE_SD        (3)     /* secondary data (or combined instruction/data) */
89
90#define INDEX_INVALIDATE                (0)     /* also encodes WRITEBACK if CACHE_D or CACHE_SD */
91#define INDEX_LOAD_TAG                  (1)
92#define INDEX_STORE_TAG                 (2)
93#define CREATE_DIRTY_EXCLUSIVE          (3)     /* CACHE_D and CACHE_SD only */
94#define HIT_INVALIDATE                  (4)
95#define CACHE_FILL                      (5)     /* CACHE_I only */
96#define HIT_WRITEBACK_INVALIDATE        (5)     /* CACHE_D and CACHE_SD only */
97#define HIT_WRITEBACK                   (6)     /* CACHE_I, CACHE_D and CACHE_SD only */
98#define HIT_SET_VIRTUAL                 (7)     /* CACHE_SI and CACHE_SD only */
99
100#define BUILD_CACHE_OP(o,c)             (((o) << 2) | (c))
101
102/* Individual cache operations: */
103#define INDEX_INVALIDATE_I              BUILD_CACHE_OP(INDEX_INVALIDATE,CACHE_I)
104#define INDEX_WRITEBACK_INVALIDATE_D    BUILD_CACHE_OP(INDEX_INVALIDATE,CACHE_D)
105#define INDEX_INVALIDATE_SI             BUILD_CACHE_OP(INDEX_INVALIDATE,CACHE_SI)
106#define INDEX_WRITEBACK_INVALIDATE_SD   BUILD_CACHE_OP(INDEX_INVALIDATE,CACHE_SD)
107
108#define INDEX_LOAD_TAG_I                BUILD_CACHE_OP(INDEX_LOAD_TAG,CACHE_I)
109#define INDEX_LOAD_TAG_D                BUILD_CACHE_OP(INDEX_LOAD_TAG,CACHE_D)
110#define INDEX_LOAD_TAG_SI               BUILD_CACHE_OP(INDEX_LOAD_TAG,CACHE_SI)
111#define INDEX_LOAD_TAG_SD               BUILD_CACHE_OP(INDEX_LOAD_TAG,CACHE_SD)
112
113#define INDEX_STORE_TAG_I               BUILD_CACHE_OP(INDEX_STORE_TAG,CACHE_I)
114#define INDEX_STORE_TAG_D               BUILD_CACHE_OP(INDEX_STORE_TAG,CACHE_D)
115#define INDEX_STORE_TAG_SI              BUILD_CACHE_OP(INDEX_STORE_TAG,CACHE_SI)
116#define INDEX_STORE_TAG_SD              BUILD_CACHE_OP(INDEX_STORE_TAG,CACHE_SD)
117
118#define CREATE_DIRTY_EXCLUSIVE_D        BUILD_CACHE_OP(CREATE_DIRTY_EXCLUSIVE,CACHE_D)
119#define CREATE_DIRTY_EXCLUSIVE_SD       BUILD_CACHE_OP(CREATE_DIRTY_EXCLUSIVE,CACHE_SD)
120
121#define HIT_INVALIDATE_I                BUILD_CACHE_OP(HIT_INVALIDATE,CACHE_I)
122#define HIT_INVALIDATE_D                BUILD_CACHE_OP(HIT_INVALIDATE,CACHE_D)
123#define HIT_INVALIDATE_SI               BUILD_CACHE_OP(HIT_INVALIDATE,CACHE_SI)
124#define HIT_INVALIDATE_SD               BUILD_CACHE_OP(HIT_INVALIDATE,CACHE_SD)
125
126#define CACHE_FILL_I                    BUILD_CACHE_OP(CACHE_FILL,CACHE_I)
127#define HIT_WRITEBACK_INVALIDATE_D      BUILD_CACHE_OP(HIT_WRITEBACK_INVALIDATE,CACHE_D)
128#define HIT_WRITEBACK_INVALIDATE_SD     BUILD_CACHE_OP(HIT_WRITEBACK_INVALIDATE,CACHE_SD)
129
130#define HIT_WRITEBACK_I                 BUILD_CACHE_OP(HIT_WRITEBACK,CACHE_I)
131#define HIT_WRITEBACK_D                 BUILD_CACHE_OP(HIT_WRITEBACK,CACHE_D)
132#define HIT_WRITEBACK_SD                BUILD_CACHE_OP(HIT_WRITEBACK,CACHE_SD)
133
134#define HIT_SET_VIRTUAL_SI              BUILD_CACHE_OP(HIT_SET_VIRTUAL,CACHE_SI)
135#define HIT_SET_VIRTUAL_SD              BUILD_CACHE_OP(HIT_SET_VIRTUAL,CACHE_SD)
136
137/*> EOF regs.S <*/
Note: See TracBrowser for help on using the repository browser.