[6b56ec3] | 1 | |
---|
| 2 | /* |
---|
| 3 | * BSP startup |
---|
| 4 | * |
---|
| 5 | * This routine starts the application. It includes application, |
---|
| 6 | * board, and monitor specific initialization and configuration. |
---|
| 7 | * The generic CPU dependent initialization has been performed |
---|
| 8 | * before this routine is invoked. |
---|
| 9 | * |
---|
| 10 | * Author: |
---|
| 11 | * David Fiddes, D.J@fiddes.surfaid.org |
---|
| 12 | * http://www.calm.hw.ac.uk/davidf/coldfire/ |
---|
| 13 | * |
---|
| 14 | * COPYRIGHT (c) 1989-1998. |
---|
| 15 | * On-Line Applications Research Corporation (OAR). |
---|
| 16 | * |
---|
| 17 | * The license and distribution terms for this file may be |
---|
| 18 | * found in the file LICENSE in this distribution or at |
---|
| 19 | * http://www.rtems.com/license/LICENSE. |
---|
| 20 | * |
---|
| 21 | * $Id$ |
---|
| 22 | */ |
---|
| 23 | |
---|
| 24 | #include <bsp.h> |
---|
| 25 | #include <rtems/libio.h> |
---|
| 26 | #include <rtems/libcsupport.h> |
---|
| 27 | |
---|
| 28 | /* |
---|
| 29 | * Cannot be frozen |
---|
| 30 | */ |
---|
| 31 | void _CPU_cache_freeze_data(void) |
---|
| 32 | { |
---|
| 33 | } |
---|
| 34 | void _CPU_cache_unfreeze_data(void) |
---|
| 35 | { |
---|
| 36 | } |
---|
| 37 | void _CPU_cache_freeze_instruction(void) |
---|
| 38 | { |
---|
| 39 | } |
---|
| 40 | void _CPU_cache_unfreeze_instruction(void) |
---|
| 41 | { |
---|
| 42 | } |
---|
| 43 | |
---|
| 44 | /* |
---|
| 45 | * Write-through data cache -- flushes are unnecessary |
---|
| 46 | */ |
---|
| 47 | void _CPU_cache_flush_1_data_line(const void *d_addr) |
---|
| 48 | { |
---|
| 49 | } |
---|
| 50 | void _CPU_cache_flush_entire_data(void) |
---|
| 51 | { |
---|
| 52 | } |
---|
| 53 | |
---|
| 54 | void _CPU_cache_enable_instruction(void) |
---|
| 55 | { |
---|
| 56 | } |
---|
| 57 | void _CPU_cache_disable_instruction(void) |
---|
| 58 | { |
---|
| 59 | } |
---|
| 60 | void _CPU_cache_invalidate_entire_instruction(void) |
---|
| 61 | { |
---|
| 62 | } |
---|
| 63 | void _CPU_cache_invalidate_1_instruction_line(const void *addr) |
---|
| 64 | { |
---|
| 65 | } |
---|
| 66 | |
---|
| 67 | void _CPU_cache_enable_data(void) |
---|
| 68 | { |
---|
| 69 | } |
---|
| 70 | void _CPU_cache_disable_data(void) |
---|
| 71 | { |
---|
| 72 | } |
---|
| 73 | void _CPU_cache_invalidate_entire_data(void) |
---|
| 74 | { |
---|
| 75 | } |
---|
| 76 | void _CPU_cache_invalidate_1_data_line(const void *addr) |
---|
| 77 | { |
---|
| 78 | } |
---|
| 79 | |
---|
| 80 | /* |
---|
| 81 | * bsp_start |
---|
| 82 | * |
---|
| 83 | * This routine does the bulk of the system initialisation. |
---|
| 84 | */ |
---|
| 85 | void bsp_start(void) |
---|
| 86 | { |
---|
| 87 | } |
---|
| 88 | |
---|
| 89 | uint32_t bsp_get_CPU_clock_speed(void) |
---|
| 90 | { |
---|
| 91 | return 240000000; |
---|
| 92 | } |
---|
| 93 | |
---|
| 94 | uint32_t bsp_get_BUS_clock_speed(void) |
---|
| 95 | { |
---|
| 96 | return 80000000; |
---|
| 97 | } |
---|