[33442772] | 1 | /* |
---|
| 2 | * Submitted by: |
---|
| 3 | * |
---|
| 4 | * Erik Ivanenko |
---|
| 5 | * University of Toronto |
---|
| 6 | * erik.ivanenko@utoronto.ca |
---|
| 7 | * |
---|
| 8 | * The license and distribution terms for this file may be |
---|
| 9 | * found in the file LICENSE in this distribution or at |
---|
[6ff7e2c] | 10 | * http://www.rtems.com/license/LICENSE. |
---|
[33442772] | 11 | * |
---|
| 12 | * $Id$ |
---|
| 13 | */ |
---|
| 14 | |
---|
| 15 | /* REMAP ADDRESSING Registers */ |
---|
| 16 | #define REMAPCFGH 0x0023 |
---|
| 17 | #define REMAPCFGL 0x0022 |
---|
| 18 | #define REMAPCFG 0x0022 |
---|
| 19 | /* INTERRUPT CONTROL REGISTERS -- SLOT 15 ADDRESSES */ |
---|
| 20 | #define ICW1M 0xF020 |
---|
| 21 | #define ICW1S 0xF0A0 |
---|
| 22 | #define ICW2M 0xF021 |
---|
| 23 | #define ICW2S 0xF0A1 |
---|
| 24 | #define ICW3M 0xF021 |
---|
| 25 | #define ICW3S 0xF0A1 |
---|
| 26 | #define ICW4M 0xF021 |
---|
| 27 | #define ICW4S 0xF0A1 |
---|
| 28 | #define OCW1M 0xF021 |
---|
| 29 | #define OCW1S 0xF0A1 |
---|
| 30 | #define OCW2M 0xF020 |
---|
| 31 | #define OCW2S 0xF0A0 |
---|
| 32 | #define OCW3M 0xF020 |
---|
| 33 | #define OCW3S 0xF0A0 |
---|
| 34 | /* INTERRUPT CONTROL REGISTERS -- SLOT 0 ADDRESSES */ |
---|
| 35 | #define ICW1MDOS 0x0020 |
---|
| 36 | #define ICW1SDOS 0x00A0 |
---|
| 37 | #define ICW2MDOS 0x0021 |
---|
| 38 | #define ICW2SDOS 0x00A1 |
---|
| 39 | #define ICW3MDOS 0x0021 |
---|
| 40 | #define ICW3SDOS 0x00A1 |
---|
| 41 | #define ICW4MDOS 0x0021 |
---|
| 42 | #define ICW4SDOS 0x00A1 |
---|
| 43 | #define OCW1MDOS 0x0021 |
---|
| 44 | #define OCW1SDOS 0x00A1 |
---|
| 45 | #define OCW2MDOS 0x0020 |
---|
| 46 | #define OCW2SDOS 0x00A0 |
---|
| 47 | #define OCW3MDOS 0x0020 |
---|
| 48 | #define OCW3SDOS 0x00A0 |
---|
| 49 | |
---|
| 50 | |
---|
| 51 | /* CONFIGURATION Registers */ |
---|
| 52 | #define DMACFG 0xF830 |
---|
| 53 | #define INTCFG 0xF832 |
---|
| 54 | #define TMRCFG 0xF834 |
---|
| 55 | #define SIOCFG 0xF836 |
---|
| 56 | #define P1CFG 0xF820 |
---|
| 57 | #define P2CFG 0xF822 |
---|
| 58 | #define P3CFG 0xF824 |
---|
| 59 | #define PINCFG 0xF826 |
---|
| 60 | |
---|
| 61 | /* WATCHDOG TIMER Registers */ |
---|
| 62 | #define WDTRLDH 0xF4C0 |
---|
| 63 | #define WDTRLDL 0xF4C2 |
---|
| 64 | #define WDTCNTH 0xF4C4 |
---|
| 65 | #define WDTCNTL 0xF4C6 |
---|
| 66 | #define WDTCLR 0xF4C8 |
---|
| 67 | #define WDTSTATUS 0xF4CA |
---|
| 68 | |
---|
| 69 | /* TIMER CONTROL REGISTERS -- SLOT 15 ADDRESSES */ |
---|
| 70 | #define TMR0 0xF040 |
---|
| 71 | #define TMR1 0xF041 |
---|
| 72 | #define TMR2 0xF042 |
---|
| 73 | #define TMRCON 0xF043 |
---|
| 74 | /* TIMER CONTROL REGISTERS -- SLOT 0 ADDRESSES */ |
---|
| 75 | #define TMR0DOS 0x0040 |
---|
| 76 | #define TMR1DOS 0x0041 |
---|
| 77 | #define TMR2DOS 0x0042 |
---|
| 78 | #define TMRCONDOS 0x0043 |
---|
| 79 | |
---|
| 80 | /* INPUT/OUTPUT PORT UNIT Registers */ |
---|
| 81 | #define P1PIN 0xF860 |
---|
| 82 | #define P1LTC 0xF862 |
---|
| 83 | #define P1DIR 0xF864 |
---|
| 84 | #define P2PIN 0xF868 |
---|
| 85 | #define P2LTC 0xF86A |
---|
| 86 | #define P2DIR 0xF86C |
---|
| 87 | #define P3PIN 0xF870 |
---|
| 88 | #define P3LTC 0xF872 |
---|
| 89 | #define P3DIR 0xF874 |
---|
| 90 | |
---|
| 91 | /* ASYNCHRONOUS SERIAL CHANNEL 0 -- SLOT 15 ADDRESSES */ |
---|
| 92 | #define RBR0 0xF4F8 |
---|
| 93 | #define THR0 0xF4F8 |
---|
| 94 | #define TBR0 0xF4F8 |
---|
| 95 | #define DLL0 0xF4F8 |
---|
| 96 | #define IER0 0xF4F9 |
---|
| 97 | #define DLH0 0xF4F9 |
---|
| 98 | #define IIR0 0xF4FA |
---|
| 99 | #define LCR0 0xF4FB |
---|
| 100 | #define MCR0 0xF4FC |
---|
| 101 | #define LSR0 0xF4FD |
---|
| 102 | #define MSR0 0xF4FE |
---|
| 103 | #define SCR0 0xF4FF |
---|
| 104 | /* ASYNCHRONOUS SERIAL CHANNEL 0 -- SLOT 0 ADDRESSES */ |
---|
| 105 | #define RBR0DOS 0x03F8 |
---|
| 106 | #define THR0DOS 0x03F8 |
---|
| 107 | #define TBR0DOS 0x03F8 |
---|
| 108 | #define DLL0DOS 0x03F8 |
---|
| 109 | #define IER0DOS 0x03F9 |
---|
| 110 | #define DLH0DOS 0x03F9 |
---|
| 111 | #define IIR0DOS 0x03FA |
---|
| 112 | #define LCR0DOS 0x03FB |
---|
| 113 | #define MCR0DOS 0x03FC |
---|
| 114 | #define LSR0DOS 0x03FD |
---|
| 115 | #define MSR0DOS 0x03FE |
---|
| 116 | #define SCR0DOS 0x03FF |
---|
| 117 | |
---|
| 118 | /* ASYNCHRONOUS SERIAL CHANNEL 1 -- SLOT 15 ADDRESSES */ |
---|
| 119 | #define RBR1 0xF8F8 |
---|
| 120 | #define THR1 0xF8F8 |
---|
| 121 | #define TBR1 0XF8F8 |
---|
| 122 | #define DLL1 0xF8F8 |
---|
| 123 | #define IER1 0xF8F9 |
---|
| 124 | #define DLH1 0xF8F9 |
---|
| 125 | #define IIR1 0xF8FA |
---|
| 126 | #define LCR1 0xF8FB |
---|
| 127 | #define MCR1 0xF8FC |
---|
| 128 | #define LSR1 0xF8FD |
---|
| 129 | #define MSR1 0xF8FE |
---|
| 130 | #define SCR1 0xF8FF |
---|
| 131 | /* ASYNCHRONOUS SERIAL CHANNEL 1 -- SLOT 0 ADDRESSES */ |
---|
| 132 | #define RBR1DOS 0x02F8 |
---|
| 133 | #define THR1DOS 0x02F8 |
---|
| 134 | #define TBR1DOS 0x02F8 |
---|
| 135 | #define DLL1DOS 0x02F8 |
---|
| 136 | #define IER1DOS 0x02F9 |
---|
| 137 | #define DLH1DOS 0x02F9 |
---|
| 138 | #define IIR1DOS 0x02FA |
---|
| 139 | #define LCR1DOS 0x02FB |
---|
| 140 | #define MCR1DOS 0x02FC |
---|
| 141 | #define LSR1DOS 0x02FD |
---|
| 142 | #define MSR1DOS 0x02FE |
---|
| 143 | #define SCR1DOS 0x02FF |
---|
| 144 | |
---|
| 145 | /* SYNCHRONOUS SERIAL CHANNEL REGISTERS */ |
---|
| 146 | #define SSIOTBUF 0xF480 |
---|
| 147 | #define SSIORBUF 0xF482 |
---|
| 148 | #define SSIOBAUD 0xF484 |
---|
| 149 | #define SSIOCON1 0xF486 |
---|
| 150 | #define SSIOCON2 0xF488 |
---|
| 151 | #define SSIOCTR 0xF48A |
---|
| 152 | |
---|
| 153 | /* CHIP SELECT UNIT Registers */ |
---|
| 154 | #define CS0ADL 0xF400 |
---|
| 155 | #define CS0ADH 0xF402 |
---|
| 156 | #define CS0MSKL 0xF404 |
---|
| 157 | #define CS0MSKH 0xF406 |
---|
| 158 | #define CS1ADL 0xF408 |
---|
| 159 | #define CS1ADH 0xF40A |
---|
| 160 | #define CS1MSKL 0xF40C |
---|
| 161 | #define CS1MSKH 0xF40E |
---|
| 162 | #define CS2ADL 0xF410 |
---|
| 163 | #define CS2ADH 0xF412 |
---|
| 164 | #define CS2MSKL 0xF414 |
---|
| 165 | #define CS2MSKH 0xF416 |
---|
| 166 | #define CS3ADL 0xF418 |
---|
| 167 | #define CS3ADH 0xF41A |
---|
| 168 | #define CS3MSKL 0xF41C |
---|
| 169 | #define CS3MSKH 0xF41E |
---|
| 170 | #define CS4ADL 0xF420 |
---|
| 171 | #define CS4ADH 0xF422 |
---|
| 172 | #define CS4MSKL 0xF424 |
---|
| 173 | #define CS4MSKH 0xF426 |
---|
| 174 | #define CS5ADL 0xF428 |
---|
| 175 | #define CS5ADH 0xF42A |
---|
| 176 | #define CS5MSKL 0xF42C |
---|
| 177 | #define CS5MSKH 0xF42E |
---|
| 178 | #define CS6ADL 0xF430 |
---|
| 179 | #define CS6ADH 0xF432 |
---|
| 180 | #define CS6MSKL 0xF434 |
---|
| 181 | #define CS6MSKH 0xF436 |
---|
| 182 | #define UCSADL 0xF438 |
---|
| 183 | #define UCSADH 0xF43A |
---|
| 184 | #define UCSMSKL 0xF43C |
---|
| 185 | #define UCSMSKH 0xF43E |
---|
| 186 | |
---|
| 187 | /* REFRESH CONTROL UNIT Registers */ |
---|
| 188 | |
---|
| 189 | #define RFSBAD 0xF4A0 |
---|
| 190 | #define RFSCIR 0xF4A2 |
---|
| 191 | #define RFSCON 0xF4A4 |
---|
| 192 | #define RFSADD 0xF4A6 |
---|
| 193 | |
---|
| 194 | /* POWER MANAGEMENT CONTROL Registers */ |
---|
| 195 | |
---|
| 196 | #define PWRCON 0xF800 |
---|
| 197 | #define CLKPRS 0xF804 |
---|
| 198 | |
---|
| 199 | /* DMA UNIT REGISTERS -- SLOT 15 ADDRESSES */ |
---|
| 200 | #define DMA0TAR 0xF000 |
---|
| 201 | #define DMA0BYC 0xF001 |
---|
| 202 | #define DMA1TAR 0xF002 |
---|
| 203 | #define DMA1BYC 0xF003 |
---|
| 204 | #define DMACMD1 0xF008 |
---|
| 205 | #define DMASTS 0xF008 |
---|
| 206 | #define DMASRR 0xF009 |
---|
| 207 | #define DMAMSK 0xF00A |
---|
| 208 | #define DMAMOD1 0xF00B |
---|
| 209 | #define DMACLRBP 0xF00C |
---|
| 210 | #define DMACLR 0xF00D |
---|
| 211 | #define DMACLRMSK 0xF00E |
---|
| 212 | #define DMAGRPMSK 0xF00F |
---|
| 213 | #define DMA0REQL 0xF010 |
---|
| 214 | #define DMA0REQH 0xF011 |
---|
| 215 | #define DMA1REQL 0xF012 |
---|
| 216 | #define DMA1REQH 0xF013 |
---|
| 217 | #define DMABSR 0xF018 |
---|
| 218 | #define DMACHR 0xF019 |
---|
| 219 | #define DMAIS 0xF019 |
---|
| 220 | #define DMACMD2 0xF01A |
---|
| 221 | #define DMAMOD2 0xF01B |
---|
| 222 | #define DMAIEN 0xF01C |
---|
| 223 | #define DMAOVFE 0xF01D |
---|
| 224 | #define DMACLRTC 0xF01E |
---|
| 225 | #define DMA1TARPL 0xF083 |
---|
| 226 | #define DMA1TARPH 0xF085 |
---|
| 227 | #define DMA0TARPH 0xF086 |
---|
| 228 | #define DMA0TARPL 0xF087 |
---|
| 229 | #define DMA0BYCH 0xF098 |
---|
| 230 | #define DMA1BYCH 0xF099 |
---|
| 231 | |
---|
| 232 | /* DMA UNIT REGISTERS -- SLOT 0 ADDRESSES */ |
---|
| 233 | #define DMA0TARDOS 0x0000 |
---|
| 234 | #define DMA0BYCDOS 0x0001 |
---|
| 235 | #define DMA1TARDOS 0x0002 |
---|
| 236 | #define DMA1BYCDOS 0x0003 |
---|
| 237 | #define DMACMD1DOS 0x0008 |
---|
| 238 | #define DMASTSDOS 0x0008 |
---|
| 239 | #define DMASRRDOS 0x0009 |
---|
| 240 | #define DMAMSKDOS 0x000A |
---|
| 241 | #define DMAMOD1DOS 0x000B |
---|
| 242 | #define DMACLRBPDOS 0x000C |
---|
| 243 | #define DMACLRDOS 0x000D |
---|
| 244 | #define DMACLRMSKDOS 0x000E |
---|
| 245 | #define DMAGRPMSKDOS 0x000F |
---|
| 246 | #define DMA1TARPLDOS 0x0083 |
---|
| 247 | #define DMA0TARPLDOS 0x0087 |
---|
| 248 | |
---|
| 249 | /* A20GATE AND FAST CPU RESET -- SLOT 15 ADDRESS */ |
---|
| 250 | #define PORT92 0xF092 |
---|
| 251 | /* A20GATE AND FAST CPU RESET -- SLOT 0 ADDRESS */ |
---|
| 252 | #define PORT92DOS 0x0092 |
---|
| 253 | |
---|
| 254 | /* end of include file */ |
---|