source: rtems/c/src/lib/libbsp/arm/xilinx-zynq/include/zynq-uart-regs.h @ 64f7724

4.115
Last change on this file since 64f7724 was c499856, checked in by Chris Johns <chrisj@…>, on 03/20/14 at 21:10:47

Change all references of rtems.com to rtems.org.
  • Property mode set to 100644
File size: 5.8 KB
Line 
1/**
2 * @file
3 * @ingroup zynq_uart_regs
4 * @brief UART register definitions.
5 */
6
7/*
8 * Copyright (c) 2013 embedded brains GmbH.  All rights reserved.
9 *
10 *  embedded brains GmbH
11 *  Dornierstr. 4
12 *  82178 Puchheim
13 *  Germany
14 *  <info@embedded-brains.de>
15 *
16 * The license and distribution terms for this file may be
17 * found in the file LICENSE in this distribution or at
18 * http://www.rtems.org/license/LICENSE.
19 */
20
21/**
22 * @defgroup zynq_uart_regs UART Register Definitions
23 * @ingroup zynq_uart
24 * @brief UART Register Definitions
25 * @{
26 */
27
28#ifndef LIBBSP_ARM_XILINX_ZYNQ_UART_REGS_H
29#define LIBBSP_ARM_XILINX_ZYNQ_UART_REGS_H
30
31#include <bsp/utility.h>
32
33typedef struct {
34        uint32_t control;
35#define ZYNQ_UART_CONTROL_STPBRK BSP_BIT32(8)
36#define ZYNQ_UART_CONTROL_STTBRK BSP_BIT32(7)
37#define ZYNQ_UART_CONTROL_RSTTO BSP_BIT32(6)
38#define ZYNQ_UART_CONTROL_TXDIS BSP_BIT32(5)
39#define ZYNQ_UART_CONTROL_TXEN BSP_BIT32(4)
40#define ZYNQ_UART_CONTROL_RXDIS BSP_BIT32(3)
41#define ZYNQ_UART_CONTROL_RXEN BSP_BIT32(2)
42#define ZYNQ_UART_CONTROL_TXRES BSP_BIT32(1)
43#define ZYNQ_UART_CONTROL_RXRES BSP_BIT32(0)
44        uint32_t mode;
45#define ZYNQ_UART_MODE_CHMODE(val) BSP_FLD32(val, 8, 9)
46#define ZYNQ_UART_MODE_CHMODE_GET(reg) BSP_FLD32GET(reg, 8, 9)
47#define ZYNQ_UART_MODE_CHMODE_SET(reg, val) BSP_FLD32SET(reg, val, 8, 9)
48#define ZYNQ_UART_MODE_CHMODE_NORMAL 0x00U
49#define ZYNQ_UART_MODE_CHMODE_AUTO_ECHO 0x01U
50#define ZYNQ_UART_MODE_CHMODE_LOCAL_LOOPBACK 0x02U
51#define ZYNQ_UART_MODE_CHMODE_REMOTE_LOOPBACK 0x03U
52#define ZYNQ_UART_MODE_NBSTOP(val) BSP_FLD32(val, 6, 7)
53#define ZYNQ_UART_MODE_NBSTOP_GET(reg) BSP_FLD32GET(reg, 6, 7)
54#define ZYNQ_UART_MODE_NBSTOP_SET(reg, val) BSP_FLD32SET(reg, val, 6, 7)
55#define ZYNQ_UART_MODE_NBSTOP_STOP_1 0x00U
56#define ZYNQ_UART_MODE_NBSTOP_STOP_1_5 0x01U
57#define ZYNQ_UART_MODE_NBSTOP_STOP_2 0x02U
58#define ZYNQ_UART_MODE_PAR(val) BSP_FLD32(val, 3, 5)
59#define ZYNQ_UART_MODE_PAR_GET(reg) BSP_FLD32GET(reg, 3, 5)
60#define ZYNQ_UART_MODE_PAR_SET(reg, val) BSP_FLD32SET(reg, val, 3, 5)
61#define ZYNQ_UART_MODE_PAR_EVEN 0x00U
62#define ZYNQ_UART_MODE_PAR_ODD 0x01U
63#define ZYNQ_UART_MODE_PAR_SPACE 0x02U
64#define ZYNQ_UART_MODE_PAR_MARK 0x03U
65#define ZYNQ_UART_MODE_PAR_NONE 0x04U
66#define ZYNQ_UART_MODE_CHRL(val) BSP_FLD32(val, 1, 2)
67#define ZYNQ_UART_MODE_CHRL_GET(reg) BSP_FLD32GET(reg, 1, 2)
68#define ZYNQ_UART_MODE_CHRL_SET(reg, val) BSP_FLD32SET(reg, val, 1, 2)
69#define ZYNQ_UART_MODE_CHRL_8 0x00U
70#define ZYNQ_UART_MODE_CHRL_7 0x02U
71#define ZYNQ_UART_MODE_CHRL_6 0x03U
72#define ZYNQ_UART_MODE_CLKS BSP_BIT32(0)
73        uint32_t irq_en;
74        uint32_t irq_dis;
75        uint32_t irq_mask;
76        uint32_t irq_sts;
77#define ZYNQ_UART_TOVR BSP_BIT32(12)
78#define ZYNQ_UART_TNFUL BSP_BIT32(11)
79#define ZYNQ_UART_TTRIG BSP_BIT32(10)
80#define ZYNQ_UART_DMSI BSP_BIT32(9)
81#define ZYNQ_UART_TIMEOUT BSP_BIT32(8)
82#define ZYNQ_UART_PARE BSP_BIT32(7)
83#define ZYNQ_UART_FRAME BSP_BIT32(6)
84#define ZYNQ_UART_ROVR BSP_BIT32(5)
85#define ZYNQ_UART_TFUL BSP_BIT32(4)
86#define ZYNQ_UART_TEMPTY BSP_BIT32(3)
87#define ZYNQ_UART_RFUL BSP_BIT32(2)
88#define ZYNQ_UART_REMPTY BSP_BIT32(1)
89#define ZYNQ_UART_RTRIG BSP_BIT32(0)
90        uint32_t baud_rate_gen;
91#define ZYNQ_UART_BAUD_RATE_GEN_CD(val) BSP_FLD32(val, 0, 15)
92#define ZYNQ_UART_BAUD_RATE_GEN_CD_GET(reg) BSP_FLD32GET(reg, 0, 15)
93#define ZYNQ_UART_BAUD_RATE_GEN_CD_SET(reg, val) BSP_FLD32SET(reg, val, 0, 15)
94        uint32_t rx_timeout;
95#define ZYNQ_UART_RX_TIMEOUT_RTO(val) BSP_FLD32(val, 0, 7)
96#define ZYNQ_UART_RX_TIMEOUT_RTO_GET(reg) BSP_FLD32GET(reg, 0, 7)
97#define ZYNQ_UART_RX_TIMEOUT_RTO_SET(reg, val) BSP_FLD32SET(reg, val, 0, 7)
98        uint32_t rx_fifo_trg_lvl;
99#define ZYNQ_UART_RX_FIFO_TRG_LVL_RTRIG(val) BSP_FLD32(val, 0, 5)
100#define ZYNQ_UART_RX_FIFO_TRG_LVL_RTRIG_GET(reg) BSP_FLD32GET(reg, 0, 5)
101#define ZYNQ_UART_RX_FIFO_TRG_LVL_RTRIG_SET(reg, val) BSP_FLD32SET(reg, val, 0, 5)
102        uint32_t modem_ctrl;
103#define ZYNQ_UART_MODEM_CTRL_FCM BSP_BIT32(5)
104#define ZYNQ_UART_MODEM_CTRL_RTS BSP_BIT32(1)
105#define ZYNQ_UART_MODEM_CTRL_DTR BSP_BIT32(0)
106        uint32_t modem_sts;
107#define ZYNQ_UART_MODEM_STS_FCMS BSP_BIT32(8)
108#define ZYNQ_UART_MODEM_STS_DCD BSP_BIT32(7)
109#define ZYNQ_UART_MODEM_STS_RI BSP_BIT32(6)
110#define ZYNQ_UART_MODEM_STS_DSR BSP_BIT32(5)
111#define ZYNQ_UART_MODEM_STS_CTS BSP_BIT32(4)
112#define ZYNQ_UART_MODEM_STS_DDCD BSP_BIT32(3)
113#define ZYNQ_UART_MODEM_STS_TERI BSP_BIT32(2)
114#define ZYNQ_UART_MODEM_STS_DDSR BSP_BIT32(1)
115#define ZYNQ_UART_MODEM_STS_DCTS BSP_BIT32(0)
116        uint32_t channel_sts;
117#define ZYNQ_UART_CHANNEL_STS_TNFUL BSP_BIT32(14)
118#define ZYNQ_UART_CHANNEL_STS_TTRIG BSP_BIT32(13)
119#define ZYNQ_UART_CHANNEL_STS_FDELT BSP_BIT32(12)
120#define ZYNQ_UART_CHANNEL_STS_TACTIVE BSP_BIT32(11)
121#define ZYNQ_UART_CHANNEL_STS_RACTIVE BSP_BIT32(10)
122#define ZYNQ_UART_CHANNEL_STS_TFUL BSP_BIT32(4)
123#define ZYNQ_UART_CHANNEL_STS_TEMPTY BSP_BIT32(3)
124#define ZYNQ_UART_CHANNEL_STS_RFUL BSP_BIT32(2)
125#define ZYNQ_UART_CHANNEL_STS_REMPTY BSP_BIT32(1)
126#define ZYNQ_UART_CHANNEL_STS_RTRIG BSP_BIT32(0)
127        uint32_t tx_rx_fifo;
128#define ZYNQ_UART_TX_RX_FIFO_FIFO(val) BSP_FLD32(val, 0, 7)
129#define ZYNQ_UART_TX_RX_FIFO_FIFO_GET(reg) BSP_FLD32GET(reg, 0, 7)
130#define ZYNQ_UART_TX_RX_FIFO_FIFO_SET(reg, val) BSP_FLD32SET(reg, val, 0, 7)
131        uint32_t baud_rate_div;
132#define ZYNQ_UART_BAUD_RATE_DIV_BDIV(val) BSP_FLD32(val, 0, 7)
133#define ZYNQ_UART_BAUD_RATE_DIV_BDIV_GET(reg) BSP_FLD32GET(reg, 0, 7)
134#define ZYNQ_UART_BAUD_RATE_DIV_BDIV_SET(reg, val) BSP_FLD32SET(reg, val, 0, 7)
135        uint32_t flow_delay;
136#define ZYNQ_UART_FLOW_DELAY_FDEL(val) BSP_FLD32(val, 0, 5)
137#define ZYNQ_UART_FLOW_DELAY_FDEL_GET(reg) BSP_FLD32GET(reg, 0, 5)
138#define ZYNQ_UART_FLOW_DELAY_FDEL_SET(reg, val) BSP_FLD32SET(reg, val, 0, 5)
139        uint32_t reserved_3c[2];
140        uint32_t tx_fifo_trg_lvl;
141#define ZYNQ_UART_TX_FIFO_TRG_LVL_TTRIG(val) BSP_FLD32(val, 0, 5)
142#define ZYNQ_UART_TX_FIFO_TRG_LVL_TTRIG_GET(reg) BSP_FLD32GET(reg, 0, 5)
143#define ZYNQ_UART_TX_FIFO_TRG_LVL_TTRIG_SET(reg, val) BSP_FLD32SET(reg, val, 0, 5)
144} zynq_uart;
145
146/** @} */
147
148#endif /* LIBBSP_ARM_XILINX_ZYNQ_UART_REGS_H */
Note: See TracBrowser for help on using the repository browser.