[228ece9] | 1 | /* |
---|
| 2 | * Copyright (c) 2012 Sebastian Huber. All rights reserved. |
---|
| 3 | * |
---|
| 4 | * embedded brains GmbH |
---|
| 5 | * Obere Lagerstr. 30 |
---|
| 6 | * 82178 Puchheim |
---|
| 7 | * Germany |
---|
| 8 | * <rtems@embedded-brains.de> |
---|
| 9 | * |
---|
| 10 | * The license and distribution terms for this file may be |
---|
| 11 | * found in the file LICENSE in this distribution or at |
---|
| 12 | * http://www.rtems.com/license/LICENSE. |
---|
| 13 | */ |
---|
| 14 | |
---|
| 15 | #include <bsp/rcc.h> |
---|
[1485a58] | 16 | #include <bsp/stm32f4.h> |
---|
[228ece9] | 17 | |
---|
| 18 | #include <rtems.h> |
---|
| 19 | |
---|
| 20 | static void rcc_set( |
---|
| 21 | stm32f4_rcc_index index, |
---|
| 22 | bool set, |
---|
| 23 | volatile uint32_t *regs |
---|
| 24 | ) |
---|
| 25 | { |
---|
| 26 | int reg = index >> 5; |
---|
| 27 | uint32_t one = 1; |
---|
| 28 | uint32_t bit = one << (index & 0x1f); |
---|
| 29 | rtems_interrupt_level level; |
---|
| 30 | uint32_t val; |
---|
| 31 | |
---|
| 32 | rtems_interrupt_disable(level); |
---|
| 33 | val = regs [reg]; |
---|
| 34 | if (set) { |
---|
| 35 | val |= bit; |
---|
| 36 | } else { |
---|
| 37 | val &= ~bit; |
---|
| 38 | } |
---|
| 39 | regs [reg] = val; |
---|
| 40 | rtems_interrupt_enable(level); |
---|
| 41 | } |
---|
| 42 | |
---|
[7be19f8] | 43 | void stm32f4_rcc_reset(stm32f4_rcc_index index) |
---|
| 44 | { |
---|
| 45 | stm32f4_rcc_set_reset(index, true); |
---|
| 46 | stm32f4_rcc_set_reset(index, false); |
---|
| 47 | } |
---|
| 48 | |
---|
| 49 | void stm32f4_rcc_set_reset(stm32f4_rcc_index index, bool set) |
---|
[228ece9] | 50 | { |
---|
| 51 | volatile stm32f4_rcc *rcc = STM32F4_RCC; |
---|
| 52 | |
---|
[1485a58] | 53 | #ifdef STM32F4_FAMILY_F4XXXX |
---|
[228ece9] | 54 | rcc_set(index, set, &rcc->ahbrstr [0]); |
---|
[1485a58] | 55 | #endif/* STM32F4_FAMILY_F4XXXX */ |
---|
| 56 | #ifdef STM32F4_FAMILY_F10XXX |
---|
| 57 | /* The first register is missing for the reset-block */ |
---|
| 58 | rcc_set(index, set, &rcc->cir); |
---|
| 59 | #endif /* STM32F4_FAMILY_F10XXX */ |
---|
[228ece9] | 60 | } |
---|
| 61 | |
---|
| 62 | void stm32f4_rcc_set_clock(stm32f4_rcc_index index, bool set) |
---|
| 63 | { |
---|
| 64 | volatile stm32f4_rcc *rcc = STM32F4_RCC; |
---|
| 65 | |
---|
| 66 | rcc_set(index, set, &rcc->ahbenr [0]); |
---|
| 67 | } |
---|
| 68 | |
---|
[1485a58] | 69 | #ifdef STM32F4_FAMILY_F4XXXX |
---|
[228ece9] | 70 | void stm32f4_rcc_set_low_power_clock(stm32f4_rcc_index index, bool set) |
---|
| 71 | { |
---|
| 72 | volatile stm32f4_rcc *rcc = STM32F4_RCC; |
---|
| 73 | |
---|
| 74 | rcc_set(index, set, &rcc->ahblpenr [0]); |
---|
| 75 | } |
---|
[1485a58] | 76 | #endif /* STM32F4_FAMILY_F4XXXX */ |
---|