1 | /** |
---|
2 | * @file |
---|
3 | * |
---|
4 | * @ingroup lpc24xx |
---|
5 | * |
---|
6 | * @brief BSP start EMC static memory configuration. |
---|
7 | */ |
---|
8 | |
---|
9 | /* |
---|
10 | * Copyright (c) 2011 embedded brains GmbH. All rights reserved. |
---|
11 | * |
---|
12 | * embedded brains GmbH |
---|
13 | * Obere Lagerstr. 30 |
---|
14 | * 82178 Puchheim |
---|
15 | * Germany |
---|
16 | * <rtems@embedded-brains.de> |
---|
17 | * |
---|
18 | * The license and distribution terms for this file may be |
---|
19 | * found in the file LICENSE in this distribution or at |
---|
20 | * http://www.rtems.com/license/LICENSE. |
---|
21 | * |
---|
22 | * $Id$ |
---|
23 | */ |
---|
24 | |
---|
25 | #include <bsp/start-config.h> |
---|
26 | #include <bsp/lpc24xx.h> |
---|
27 | |
---|
28 | const BSP_START_DATA_SECTION lpc24xx_emc_static_chip_config |
---|
29 | lpc24xx_start_config_emc_static_chip [] = { |
---|
30 | #ifdef LPC24XX_EMC_NUMONYX |
---|
31 | /* |
---|
32 | * Static Memory 1: Numonyx M29W160EB |
---|
33 | * |
---|
34 | * 1 clock cycle = 1/72MHz = 13.9ns |
---|
35 | */ |
---|
36 | { |
---|
37 | .chip_select = (volatile lpc_emc_static *) EMC_STA_BASE_1, |
---|
38 | .config = { |
---|
39 | /* |
---|
40 | * 16 bit, page mode disabled, active LOW chip select, extended wait |
---|
41 | * disabled, writes not protected, byte lane state LOW/LOW (!). |
---|
42 | */ |
---|
43 | .config = 0x81, |
---|
44 | |
---|
45 | /* 1 clock cycles delay from the chip select 1 to the write enable */ |
---|
46 | .waitwen = 0, |
---|
47 | |
---|
48 | /* |
---|
49 | * 0 clock cycles delay from the chip select 1 or address change |
---|
50 | * (whichever is later) to the output enable |
---|
51 | */ |
---|
52 | .waitoen = 0, |
---|
53 | |
---|
54 | /* 7 clock cycles delay from the chip select 1 to the read access */ |
---|
55 | .waitrd = 0x6, |
---|
56 | |
---|
57 | /* |
---|
58 | * 32 clock cycles delay for asynchronous page mode sequential accesses |
---|
59 | */ |
---|
60 | .waitpage = 0x1f, |
---|
61 | |
---|
62 | /* 5 clock cycles delay from the chip select 1 to the write access */ |
---|
63 | .waitwr = 0x3, |
---|
64 | |
---|
65 | /* 16 bus turnaround cycles */ |
---|
66 | .waitrun = 0xf |
---|
67 | } |
---|
68 | } |
---|
69 | #endif /* LPC24XX_EMC_NUMONYX */ |
---|
70 | }; |
---|
71 | |
---|
72 | const BSP_START_DATA_SECTION size_t |
---|
73 | lpc24xx_start_config_emc_static_chip_count = |
---|
74 | sizeof(lpc24xx_start_config_emc_static_chip) |
---|
75 | / sizeof(lpc24xx_start_config_emc_static_chip [0]); |
---|