source: rtems/c/src/lib/libbsp/arm/lpc24xx/irq/irq.c @ f68401e

4.115
Last change on this file since f68401e was 370c2c80, checked in by Sebastian Huber <sebastian.huber@…>, on 01/04/13 at 12:06:51

arm: Rename arm_exc_interrupt()

Rename arm_exc_interrupt() to _ARMV4_Exception_interrupt().

  • Property mode set to 100644
File size: 2.7 KB
Line 
1/**
2 * @file
3 *
4 * @ingroup bsp_interrupt
5 *
6 * @brief LPC24XX interrupt support.
7 */
8
9/*
10 * Copyright (c) 2008-2012 embedded brains GmbH.  All rights reserved.
11 *
12 *  embedded brains GmbH
13 *  Obere Lagerstr. 30
14 *  82178 Puchheim
15 *  Germany
16 *  <rtems@embedded-brains.de>
17 *
18 * The license and distribution terms for this file may be
19 * found in the file LICENSE in this distribution or at
20 * http://www.rtems.com/license/LICENSE.
21 */
22
23#include <rtems/score/armv4.h>
24#include <rtems/score/armv7m.h>
25
26#include <bsp.h>
27#include <bsp/irq.h>
28#include <bsp/irq-generic.h>
29#include <bsp/lpc24xx.h>
30#include <bsp/linker-symbols.h>
31
32static inline bool lpc24xx_irq_is_valid(rtems_vector_number vector)
33{
34  return vector <= BSP_INTERRUPT_VECTOR_MAX;
35}
36
37void lpc24xx_irq_set_priority(rtems_vector_number vector, unsigned priority)
38{
39  if (lpc24xx_irq_is_valid(vector)) {
40    if (priority > LPC24XX_IRQ_PRIORITY_VALUE_MAX) {
41      priority = LPC24XX_IRQ_PRIORITY_VALUE_MAX;
42    }
43
44    #ifdef ARM_MULTILIB_ARCH_V4
45      VICVectPriorityBase [vector] = priority;
46    #else
47      _ARMV7M_NVIC_Set_priority((int) vector, (int) (priority << 3));
48    #endif
49  }
50}
51
52unsigned lpc24xx_irq_get_priority(rtems_vector_number vector)
53{
54  if (lpc24xx_irq_is_valid(vector)) {
55    #ifdef ARM_MULTILIB_ARCH_V4
56      return VICVectPriorityBase [vector];
57    #else
58      return (unsigned) (_ARMV7M_NVIC_Get_priority((int) vector) >> 3);
59    #endif
60  } else {
61    return LPC24XX_IRQ_PRIORITY_VALUE_MIN - 1U;
62  }
63}
64
65#ifdef ARM_MULTILIB_ARCH_V4
66
67rtems_status_code bsp_interrupt_vector_enable(rtems_vector_number vector)
68{
69  VICIntEnable = 1U << vector;
70
71  return RTEMS_SUCCESSFUL;
72}
73
74rtems_status_code bsp_interrupt_vector_disable(rtems_vector_number vector)
75{
76  VICIntEnClear = 1U << vector;
77
78  return RTEMS_SUCCESSFUL;
79}
80
81rtems_status_code bsp_interrupt_facility_initialize(void)
82{
83  volatile uint32_t *addr = VICVectAddrBase;
84  volatile uint32_t *prio = VICVectPriorityBase;
85  rtems_vector_number i = 0;
86
87  /* Disable all interrupts */
88  VICIntEnClear = 0xffffffff;
89
90  /* Clear all software interrupts */
91  VICSoftIntClear = 0xffffffff;
92
93  /* Use IRQ category */
94  VICIntSelect = 0;
95
96  for (i = BSP_INTERRUPT_VECTOR_MIN; i <= BSP_INTERRUPT_VECTOR_MAX; ++i) {
97    /* Use the vector address register to store the vector number */
98    addr [i] = i;
99
100    /* Give vector lowest priority */
101    prio [i] = 15;
102  }
103
104  /* Reset priority mask register */
105  VICSWPrioMask = 0xffff;
106
107  /* Acknowledge interrupts for all priorities */
108  for (
109    i = LPC24XX_IRQ_PRIORITY_VALUE_MIN;
110    i <= LPC24XX_IRQ_PRIORITY_VALUE_MAX;
111    ++i
112  ) {
113    VICVectAddr = 0;
114  }
115
116  /* Install the IRQ exception handler */
117  _CPU_ISR_install_vector(ARM_EXCEPTION_IRQ, _ARMV4_Exception_interrupt, NULL);
118
119  return RTEMS_SUCCESSFUL;
120}
121
122#endif /* ARM_MULTILIB_ARCH_V4 */
Note: See TracBrowser for help on using the repository browser.