1 | /*-------------------------------------------------------------------------+ |
---|
2 | | bsp.h - ARM BSP |
---|
3 | +--------------------------------------------------------------------------+ |
---|
4 | | This include file contains definitions related to the ARM BSP. |
---|
5 | +--------------------------------------------------------------------------+ |
---|
6 | | |
---|
7 | | Copyright (c) Canon Research France SA.] |
---|
8 | | Emmanuel Raguet, mailto:raguet@crf.canon.fr |
---|
9 | | |
---|
10 | | The license and distribution terms for this file may be |
---|
11 | | found in found in the file LICENSE in this distribution or at |
---|
12 | | http://www.rtems.com/license/LICENSE. |
---|
13 | | |
---|
14 | | $Id$ |
---|
15 | +--------------------------------------------------------------------------*/ |
---|
16 | |
---|
17 | |
---|
18 | #ifndef _BSP_H |
---|
19 | #define _BSP_H |
---|
20 | |
---|
21 | #ifdef __cplusplus |
---|
22 | extern "C" { |
---|
23 | #endif |
---|
24 | |
---|
25 | #include <bspopts.h> |
---|
26 | |
---|
27 | #include <rtems.h> |
---|
28 | #include <rtems/iosupp.h> |
---|
29 | #include <rtems/console.h> |
---|
30 | #include <rtems/clockdrv.h> |
---|
31 | #include <s3c2400.h> |
---|
32 | |
---|
33 | extern rtems_configuration_table BSP_Configuration; |
---|
34 | |
---|
35 | #define gp32_initButtons() {rPBCON=0x0;} |
---|
36 | #define gp32_getButtons() ( (((~rPEDAT >> 6) & 0x3 )<<8) | (((~rPBDAT >> 8) & 0xFF)<<0) ) |
---|
37 | |
---|
38 | /*functions to get the differents s3c2400 clks*/ |
---|
39 | uint32_t get_FCLK(void); |
---|
40 | uint32_t get_HCLK(void); |
---|
41 | uint32_t get_PCLK(void); |
---|
42 | uint32_t get_UCLK(void); |
---|
43 | |
---|
44 | |
---|
45 | void gp32_setPalette( unsigned char pos, uint16_t color); |
---|
46 | |
---|
47 | /* What is the input clock freq in hertz? */ |
---|
48 | #define BSP_OSC_FREQ 12000000 /* 12 MHz oscillator */ |
---|
49 | #define M_MDIV 81 /* FCLK=133Mhz */ |
---|
50 | #define M_PDIV 2 |
---|
51 | #define M_SDIV 1 |
---|
52 | #define M_CLKDIVN 2 /* HCLK=FCLK/2, PCLK=FCLK/2 */ |
---|
53 | |
---|
54 | #define REFEN 0x1 /* enable refresh */ |
---|
55 | #define TREFMD 0x0 /* CBR(CAS before RAS)/auto refresh */ |
---|
56 | #define Trp 0x0 /* 2 clk */ |
---|
57 | #define Trc 0x3 /* 7 clk */ |
---|
58 | #define Tchr 0x2 /* 3 clk */ |
---|
59 | |
---|
60 | |
---|
61 | /* How many serial ports? */ |
---|
62 | #define CONFIGURE_NUMBER_OF_TERMIOS_PORTS 1 |
---|
63 | |
---|
64 | /* How big should the interrupt stack be? */ |
---|
65 | #define CONFIGURE_INTERRUPT_STACK_MEMORY (16 * 1024) |
---|
66 | |
---|
67 | #ifdef __cplusplus |
---|
68 | } |
---|
69 | #endif |
---|
70 | |
---|
71 | #endif /* _BSP_H */ |
---|
72 | /* end of include file */ |
---|
73 | |
---|