source: rtems/c/src/lib/libbsp/arm/beagle/include/irq.h @ 0afac6a

4.115
Last change on this file since 0afac6a was 53dd6d61, checked in by Ben Gras <beng@…>, on 11/03/14 at 18:53:40

BSP for several Beagle products

Specifically the beagleboard, beagleboard xM, beaglebone, beaglebone black.

More info on these targets: ​http://www.beagleboard.org/

This commit forms a basic BSP by combining Claas's work with

. new clock and irq code and definitions for

beagle targets (beagleboard and beaglebones), mostly
reused from the Minix codebase, thus making
irqs, ticks and non-polled console mode work too

. new timer code for ns timing with high timer resolution,

24MHz on the AM335X and 13MHz on the DM37XX

. select the console uart based on target at configure time
. removing all the lpc32xx-specific macros and code and

other unused code and definitions that the beagle bsp
was based on

. re-using some standard functions instead of lpc32xx versions
. fixed some whitespace problem in preinstall.am
. fixed some compile warnings
. configure MMU: set 1MB sections directly in the TTBR,

just to show the difference between cacheable RAM and
non-cacheable device memory and invalid ranges; this lets us
turn on caches and not rely on boot loader MMU configuration.
Verified to work when MMU is initially either on or off when
RTEMS gets control.

Thanks for testing, commentary, improvements and fixes to Chris Johns,
Brandon Matthews, Matt Carberry, Romain Bornet, AZ technology and others.

Signed-Off-By: Ben Gras <beng@…>
  • Property mode set to 100644
File size: 359 bytes
Line 
1/**
2 * @file
3 *
4 * @ingroup arm_beagle
5 *
6 * @brief Basic BSP IRQ info.
7 */
8
9#ifndef LIBBSP_ARM_BEAGLE_IRQ_H
10#define LIBBSP_ARM_BEAGLE_IRQ_H
11
12#ifndef ASM
13
14#include <rtems.h>
15#include <rtems/irq.h>
16#include <rtems/irq-extension.h>
17
18#define BSP_INTERRUPT_VECTOR_MIN 0
19#define BSP_INTERRUPT_VECTOR_MAX 127
20
21#endif /* ASM */
22
23#endif /* LIBBSP_ARM_BEAGLE_IRQ_H */
Note: See TracBrowser for help on using the repository browser.