[f2e0f8e] | 1 | AC_PREREQ([2.69]) |
---|
| 2 | AC_INIT([rtems-c-src-lib-libbsp-arm-atsam],[_RTEMS_VERSION],[https://devel.rtems.org/newticket]) |
---|
| 3 | AC_CONFIG_SRCDIR([bsp_specs]) |
---|
| 4 | RTEMS_TOP(../../../../../..) |
---|
| 5 | |
---|
| 6 | RTEMS_CANONICAL_TARGET_CPU |
---|
| 7 | AM_INIT_AUTOMAKE([no-define nostdinc foreign 1.12.2]) |
---|
| 8 | RTEMS_BSP_CONFIGURE |
---|
| 9 | |
---|
| 10 | RTEMS_PROG_CC_FOR_TARGET |
---|
| 11 | RTEMS_CANONICALIZE_TOOLS |
---|
| 12 | RTEMS_PROG_CCAS |
---|
| 13 | |
---|
| 14 | RTEMS_CHECK_NETWORKING |
---|
| 15 | AM_CONDITIONAL(HAS_NETWORKING,test "$HAS_NETWORKING" = "yes") |
---|
| 16 | |
---|
| 17 | RTEMS_BSP_CLEANUP_OPTIONS(0, 1) |
---|
| 18 | AC_ARG_ENABLE( |
---|
| 19 | [chip], |
---|
| 20 | [AS_HELP_STRING([--enable-chip],[select a chip variant (default samv71q21)])], |
---|
| 21 | [case "${enableval}" in |
---|
| 22 | same70j19) AC_DEFINE([__SAME70J19__],[1],[chip variant]) INTFLASH=0x00080000 ; INTSRAM=0x00004000 ;; |
---|
| 23 | same70j20) AC_DEFINE([__SAME70J20__],[1],[chip variant]) INTFLASH=0x00100000 ; INTSRAM=0x00006000 ;; |
---|
| 24 | same70j21) AC_DEFINE([__SAME70J21__],[1],[chip variant]) INTFLASH=0x00200000 ; INTSRAM=0x00006000 ;; |
---|
| 25 | same70n19) AC_DEFINE([__SAME70N19__],[1],[chip variant]) INTFLASH=0x00080000 ; INTSRAM=0x00004000 ;; |
---|
| 26 | same70n20) AC_DEFINE([__SAME70N20__],[1],[chip variant]) INTFLASH=0x00100000 ; INTSRAM=0x00006000 ;; |
---|
| 27 | same70n21) AC_DEFINE([__SAME70N21__],[1],[chip variant]) INTFLASH=0x00200000 ; INTSRAM=0x00006000 ;; |
---|
| 28 | same70q19) AC_DEFINE([__SAME70Q19__],[1],[chip variant]) INTFLASH=0x00080000 ; INTSRAM=0x00004000 ;; |
---|
| 29 | same70q20) AC_DEFINE([__SAME70Q20__],[1],[chip variant]) INTFLASH=0x00100000 ; INTSRAM=0x00006000 ;; |
---|
| 30 | same70q21) AC_DEFINE([__SAME70Q21__],[1],[chip variant]) INTFLASH=0x00200000 ; INTSRAM=0x00006000 ;; |
---|
| 31 | sams70j19) AC_DEFINE([__SAMS70J19__],[1],[chip variant]) INTFLASH=0x00080000 ; INTSRAM=0x00004000 ;; |
---|
| 32 | sams70j20) AC_DEFINE([__SAMS70J20__],[1],[chip variant]) INTFLASH=0x00100000 ; INTSRAM=0x00006000 ;; |
---|
| 33 | sams70j21) AC_DEFINE([__SAMS70J21__],[1],[chip variant]) INTFLASH=0x00200000 ; INTSRAM=0x00006000 ;; |
---|
| 34 | sams70n19) AC_DEFINE([__SAMS70N19__],[1],[chip variant]) INTFLASH=0x00080000 ; INTSRAM=0x00004000 ;; |
---|
| 35 | sams70n20) AC_DEFINE([__SAMS70N20__],[1],[chip variant]) INTFLASH=0x00100000 ; INTSRAM=0x00006000 ;; |
---|
| 36 | sams70n21) AC_DEFINE([__SAMS70N21__],[1],[chip variant]) INTFLASH=0x00200000 ; INTSRAM=0x00006000 ;; |
---|
| 37 | sams70q19) AC_DEFINE([__SAMS70Q19__],[1],[chip variant]) INTFLASH=0x00080000 ; INTSRAM=0x00004000 ;; |
---|
| 38 | sams70q20) AC_DEFINE([__SAMS70Q20__],[1],[chip variant]) INTFLASH=0x00100000 ; INTSRAM=0x00006000 ;; |
---|
| 39 | sams70q21) AC_DEFINE([__SAMS70Q21__],[1],[chip variant]) INTFLASH=0x00200000 ; INTSRAM=0x00006000 ;; |
---|
| 40 | samv71j19) AC_DEFINE([__SAMV71J19__],[1],[chip variant]) INTFLASH=0x00080000 ; INTSRAM=0x00004000 ;; |
---|
| 41 | samv71j20) AC_DEFINE([__SAMV71J20__],[1],[chip variant]) INTFLASH=0x00100000 ; INTSRAM=0x00006000 ;; |
---|
| 42 | samv71j21) AC_DEFINE([__SAMV71J21__],[1],[chip variant]) INTFLASH=0x00200000 ; INTSRAM=0x00006000 ;; |
---|
| 43 | samv71n19) AC_DEFINE([__SAMV71N19__],[1],[chip variant]) INTFLASH=0x00080000 ; INTSRAM=0x00004000 ;; |
---|
| 44 | samv71n20) AC_DEFINE([__SAMV71N20__],[1],[chip variant]) INTFLASH=0x00100000 ; INTSRAM=0x00006000 ;; |
---|
| 45 | samv71n21) AC_DEFINE([__SAMV71N21__],[1],[chip variant]) INTFLASH=0x00200000 ; INTSRAM=0x00006000 ;; |
---|
| 46 | samv71q19) AC_DEFINE([__SAMV71Q19__],[1],[chip variant]) INTFLASH=0x00080000 ; INTSRAM=0x00004000 ;; |
---|
| 47 | samv71q20) AC_DEFINE([__SAMV71Q20__],[1],[chip variant]) INTFLASH=0x00100000 ; INTSRAM=0x00006000 ;; |
---|
| 48 | samv71q21) AC_DEFINE([__SAMV71Q21__],[1],[chip variant]) INTFLASH=0x00200000 ; INTSRAM=0x00006000 ;; |
---|
| 49 | *) AC_MSG_ERROR([bad value ${enableval} for chip variant]) ;; |
---|
| 50 | esac], |
---|
| 51 | [AC_DEFINE([__SAMV71Q21__],[1],[chip variant]) INTFLASH=0x00200000 ; INTSRAM=0x00006000]) |
---|
| 52 | |
---|
| 53 | RTEMS_BSPOPTS_SET([BOARD_MAINOSC],[*],[12000000]) |
---|
| 54 | RTEMS_BSPOPTS_HELP([BOARD_MAINOSC],[Main oscillator frequency in Hz (default 12MHz)]) |
---|
| 55 | |
---|
| 56 | RTEMS_BSPOPTS_SET([BOARD_MCK],[*],[123000000]) |
---|
| 57 | RTEMS_BSPOPTS_HELP([BOARD_MCK],[Master Clock (MCK) frequency in Hz (default 123MHz)]) |
---|
| 58 | |
---|
| 59 | RTEMS_BSPOPTS_SET([ATSAM_CONSOLE_BAUD],[*],[115200]) |
---|
| 60 | RTEMS_BSPOPTS_HELP([ATSAM_CONSOLE_BAUD],[initial baud for console devices (default 115200)]) |
---|
| 61 | |
---|
| 62 | RTEMS_BSPOPTS_SET([ATSAM_CONSOLE_DEVICE_TYPE],[*],[0]) |
---|
| 63 | RTEMS_BSPOPTS_HELP([ATSAM_CONSOLE_DEVICE_TYPE],[device type for /dev/console, use 0 for USART and 1 for UART (default USART)]) |
---|
| 64 | |
---|
| 65 | RTEMS_BSPOPTS_SET([ATSAM_CONSOLE_DEVICE_INDEX],[*],[1]) |
---|
| 66 | RTEMS_BSPOPTS_HELP([ATSAM_CONSOLE_DEVICE_INDEX],[device index for /dev/console (default 1, e.g. USART1)]) |
---|
| 67 | |
---|
| 68 | RTEMS_BSPOPTS_SET([ATSAM_CONSOLE_USE_INTERRUPTS],[*],[1]) |
---|
| 69 | RTEMS_BSPOPTS_HELP([ATSAM_CONSOLE_USE_INTERRUPTS],[use interrupt driven mode for console devices (used by default)]) |
---|
| 70 | |
---|
| 71 | AC_DEFUN([ATSAM_LINKCMD],[ |
---|
| 72 | AC_ARG_VAR([$1],[$2])dnl |
---|
| 73 | [$1]=[$]{[$1]:-[$3]} |
---|
| 74 | ]) |
---|
| 75 | |
---|
| 76 | ATSAM_LINKCMD([ATSAM_MEMORY_TCM_SIZE],[size of tightly coupled memories (TCM) in bytes],[0x00000000]) |
---|
| 77 | ATSAM_LINKCMD([ATSAM_MEMORY_INTFLASH_SIZE],[size of internal flash in bytes],[${INTFLASH}]) |
---|
| 78 | ATSAM_LINKCMD([ATSAM_MEMORY_INTSRAM_SIZE],[size of internal SRAM in bytes],[${INTSRAM}]) |
---|
| 79 | ATSAM_LINKCMD([ATSAM_MEMORY_SDRAM_SIZE],[size of external SDRAM in bytes],[0x00200000]) |
---|
| 80 | |
---|
| 81 | AC_CONFIG_FILES([ |
---|
| 82 | Makefile |
---|
| 83 | startup/linkcmds.memory |
---|
| 84 | ]) |
---|
| 85 | AC_OUTPUT |
---|