4.115
Last change
on this file since 2a1d86c was
f73cfe99,
checked in by Ralf Kirchner <ralf.kirchner@…>, on 07/31/13 at 07:45:59
|
bsp/altera-cyclone-v: New BSP
Implemented so far:
- nocache heap for uncached RAM
- basic timer
- level 1 cache handling for arm cache controller
in arm-cache-l1.h
- level 2 L2C-310 cache controller
- MMU
- DWMAC 1000 ethernet controller
- basic errata handling
- smp startup for second core
|
-
Property mode set to
100644
|
File size:
112 bytes
|
Line | |
---|
1 | bsp_processor_count = DEFINED (bsp_processor_count) ? bsp_processor_count : 2; |
---|
2 | |
---|
3 | INCLUDE linkcmds.altcycv_devkit |
---|
Note: See
TracBrowser
for help on using the repository browser.