[28a4b1d] | 1 | /* z8036.h |
---|
| 2 | * |
---|
| 3 | * This include file defines information related to a Zilog Z8036 |
---|
| 4 | * Counter/Timer/IO Chip. It is a memory mapped part. |
---|
| 5 | * |
---|
| 6 | * Input parameters: NONE |
---|
| 7 | * |
---|
| 8 | * Output parameters: NONE |
---|
| 9 | * |
---|
| 10 | * NOTE: This file shares as much as possible with the include |
---|
| 11 | * file for the Z8536 via z8x36.h. |
---|
| 12 | * |
---|
[60b791ad] | 13 | * COPYRIGHT (c) 1989-1998. |
---|
[28a4b1d] | 14 | * On-Line Applications Research Corporation (OAR). |
---|
| 15 | * Copyright assigned to U.S. Government, 1994. |
---|
| 16 | * |
---|
[98e4ebf5] | 17 | * The license and distribution terms for this file may be |
---|
| 18 | * found in the file LICENSE in this distribution or at |
---|
[28a4b1d] | 19 | * http://www.OARcorp.com/rtems/license.html. |
---|
| 20 | * |
---|
| 21 | * $Id$ |
---|
| 22 | */ |
---|
| 23 | |
---|
| 24 | #ifndef __Z8036_h |
---|
| 25 | #define __Z8036_h |
---|
| 26 | |
---|
| 27 | #ifdef __cplusplus |
---|
| 28 | extern "C" { |
---|
| 29 | #endif |
---|
| 30 | |
---|
| 31 | /* macros */ |
---|
| 32 | |
---|
| 33 | #define Z8036( ptr ) ((volatile struct z8036_map *)(ptr)) |
---|
| 34 | |
---|
| 35 | #define Z8x36_STATE0 ( z8036 ) \ |
---|
| 36 | { /*char *garbage = *(Z8036(z8036))->???; */ } |
---|
| 37 | |
---|
| 38 | |
---|
| 39 | #define Z8x36_WRITE( z8036, reg, data ) \ |
---|
| 40 | (Z8036(z8036))->reg = (data) |
---|
| 41 | |
---|
| 42 | |
---|
| 43 | #define Z8x36_READ( z8036, reg, data ) \ |
---|
| 44 | (Z8036(z8036))->reg = (data) |
---|
| 45 | |
---|
| 46 | /* structures */ |
---|
| 47 | |
---|
| 48 | struct z8036_map { |
---|
| 49 | /* MAIN CONTROL REGISTERS (0x00-0x07) */ |
---|
| 50 | rtems_unsigned8 MASTER_INTR; /* Master Interrupt Ctl Reg */ |
---|
| 51 | rtems_unsigned8 MASTER_CFG; /* Master Configuration Ctl Reg */ |
---|
| 52 | rtems_unsigned8 PORTA_VECTOR; /* Port A - Interrupt Vector */ |
---|
| 53 | rtems_unsigned8 PORTB_VECTOR; /* Port B - Interrupt Vector */ |
---|
| 54 | rtems_unsigned8 CNT_TMR_VECTOR; /* Counter/Timer Interrupt Vector */ |
---|
| 55 | rtems_unsigned8 PORTC_DATA_POLARITY; /* Port C - Data Path Polarity */ |
---|
| 56 | rtems_unsigned8 PORTC_DIRECTION; /* Port C - Data Direction */ |
---|
| 57 | rtems_unsigned8 PORTC_SPECIAL_IO_CTL; /* Port C - Special IO Control */ |
---|
| 58 | /* MOST OFTEN ACCESSED REGISTERS (0x08 - 0x0f) */ |
---|
| 59 | rtems_unsigned8 PORTA_CMD_STATUS; /* Port A - Command Status Reg */ |
---|
| 60 | rtems_unsigned8 PORTB_CMD_STATUS; /* Port B - Command Status Reg */ |
---|
| 61 | rtems_unsigned8 CT1_CMD_STATUS; /* Ctr/Timer 1 - Command Status Reg */ |
---|
| 62 | rtems_unsigned8 CT2_CMD_STATUS; /* Ctr/Timer 2 - Command Status Reg */ |
---|
| 63 | rtems_unsigned8 CT3_CMD_STATUS; /* Ctr/Timer 3 - Command Status Reg */ |
---|
| 64 | rtems_unsigned8 PORTA_DATA; /* Port A - Data */ |
---|
| 65 | rtems_unsigned8 PORTB_DATA; /* Port B - Data */ |
---|
| 66 | rtems_unsigned8 PORTC_DATA; /* Port C - Data */ |
---|
| 67 | /* COUNTER/TIMER RELATED REGISTERS (0x10-0x1f) */ |
---|
| 68 | rtems_unsigned8 CT1_CUR_CNT_MSB; /* Ctr/Timer 1 - Current Count (MSB) */ |
---|
| 69 | rtems_unsigned8 CT1_CUR_CNT_LSB; /* Ctr/Timer 1 - Current Count (LSB) */ |
---|
| 70 | rtems_unsigned8 CT2_CUR_CNT_MSB; /* Ctr/Timer 2 - Current Count (MSB) */ |
---|
| 71 | rtems_unsigned8 CT2_CUR_CNT_LSB; /* Ctr/Timer 2 - Current Count (LSB) */ |
---|
| 72 | rtems_unsigned8 CT3_CUR_CNT_MSB; /* Ctr/Timer 3 - Current Count (MSB) */ |
---|
| 73 | rtems_unsigned8 CT3_CUR_CNT_LSB; /* Ctr/Timer 3 - Current Count (LSB) */ |
---|
| 74 | rtems_unsigned8 CT1_TIME_CONST_MSB; /* Ctr/Timer 1 - Time Constant (MSB) */ |
---|
| 75 | rtems_unsigned8 CT1_TIME_CONST_LSB; /* Ctr/Timer 1 - Time Constant (LSB) */ |
---|
| 76 | rtems_unsigned8 CT2_TIME_CONST_MSB; /* Ctr/Timer 2 - Time Constant (MSB) */ |
---|
| 77 | rtems_unsigned8 CT2_TIME_CONST_LSB; /* Ctr/Timer 2 - Time Constant (LSB) */ |
---|
| 78 | rtems_unsigned8 CT3_TIME_CONST_MSB; /* Ctr/Timer 3 - Time Constant (MSB) */ |
---|
| 79 | rtems_unsigned8 CT3_TIME_CONST_LSB; /* Ctr/Timer 3 - Time Constant (LSB) */ |
---|
| 80 | rtems_unsigned8 CT1_MODE_SPEC; /* Ctr/Timer 1 - Mode Specification */ |
---|
| 81 | rtems_unsigned8 CT2_MODE_SPEC; /* Ctr/Timer 2 - Mode Specification */ |
---|
| 82 | rtems_unsigned8 CT3_MODE_SPEC; /* Ctr/Timer 3 - Mode Specification */ |
---|
| 83 | rtems_unsigned8 CURRENT_VECTOR; /* Current Vector */ |
---|
| 84 | /* PORT A SPECIFICATION REGISTERS (0x20 -0x27) */ |
---|
| 85 | rtems_unsigned8 PORTA_MODE; /* Port A - Mode Specification */ |
---|
| 86 | rtems_unsigned8 PORTA_HANDSHAKE; /* Port A - Handshake Specification */ |
---|
| 87 | rtems_unsigned8 PORTA_DATA_POLARITY; /* Port A - Data Path Polarity */ |
---|
| 88 | rtems_unsigned8 PORTA_DIRECTION; /* Port A - Data Direction */ |
---|
| 89 | rtems_unsigned8 PORTA_SPECIAL_IO_CTL; /* Port A - Special IO Control */ |
---|
| 90 | rtems_unsigned8 PORTA_PATT_POLARITY; /* Port A - Pattern Polarity */ |
---|
| 91 | rtems_unsigned8 PORTA_PATT_TRANS; /* Port A - Pattern Transition */ |
---|
| 92 | rtems_unsigned8 PORTA_PATT_MASK; /* Port A - Pattern Mask */ |
---|
| 93 | /* PORT B SPECIFICATION REGISTERS (0x28-0x2f) */ |
---|
| 94 | rtems_unsigned8 PORTB_MODE; /* Port B - Mode Specification */ |
---|
| 95 | rtems_unsigned8 PORTB_HANDSHAKE; /* Port B - Handshake Specification */ |
---|
| 96 | rtems_unsigned8 PORTB_DATA_POLARITY; /* Port B - Data Path Polarity */ |
---|
| 97 | rtems_unsigned8 PORTB_DIRECTION; /* Port B - Data Direction */ |
---|
| 98 | rtems_unsigned8 PORTB_SPECIAL_IO_CTL; /* Port B - Special IO Control */ |
---|
| 99 | rtems_unsigned8 PORTB_PATT_POLARITY; /* Port B - Pattern Polarity */ |
---|
| 100 | rtems_unsigned8 PORTB_PATT_TRANS; /* Port B - Pattern Transition */ |
---|
| 101 | rtems_unsigned8 PORTB_PATT_MASK; /* Port B - Pattern Mask */ |
---|
| 102 | }; |
---|
| 103 | |
---|
| 104 | #ifdef __cplusplus |
---|
| 105 | } |
---|
| 106 | #endif |
---|
| 107 | |
---|
| 108 | #endif |
---|
| 109 | |
---|