[f9877d25] | 1 | The MVME2100 is a Motorola VMEbus board which is similar to the other |
---|
| 2 | Motorola PowerPC boards supported by this BSP. But it does not support |
---|
| 3 | the Motorola CPU Configuration Register. This makes it impossible to |
---|
| 4 | dynamically probe and determine that you are executing on this board |
---|
| 5 | variant. So this BSP variant must be explicitly built to only support |
---|
| 6 | the MVME2100. The complete list of differences found so far is: |
---|
| 7 | |
---|
| 8 | * No CPU Configuration Register |
---|
| 9 | * one COM port |
---|
| 10 | * COM port is on PCI IRQ not ISA IRQ |
---|
| 11 | * limited on RAM (32 or 64 MB) |
---|
| 12 | * uses the EPIC interrupt controller on the MPC8240 |
---|
| 13 | * does not have an ISA bus but has an ISA I/O address space |
---|
| 14 | * cannot set DBAT2 in bspstart like other variants because |
---|
| 15 | there are PCI/ISA Interrupt Acknowledge registers at this space |
---|
| 16 | This BSP may have left some PCI memory uncovered |
---|
| 17 | * PPCBug starts programs with vectors still in ROM |
---|
| 18 | |
---|
| 19 | Supported Features: |
---|
| 20 | - Interrupt driven console using termios |
---|
| 21 | - Network device driver |
---|
| 22 | - Real-Time Clock driver |
---|
| 23 | - Clock Tick Device Driver |
---|
| 24 | |
---|
| 25 | Things to address: |
---|
| 26 | - Does not return to monitor |
---|
| 27 | - Level 1 cache is disabled for now |
---|
| 28 | - Check on trying to read CPU Configuration Register for CHRP/Prep for PCI |
---|
| 29 | and report a failure if in the wrong mode. May be able to set the model |
---|
| 30 | but it may be hard to test if we break PPCBug. |
---|
| 31 | - Use NVRAM for network configuration information |
---|
| 32 | |
---|
| 33 | BSP Features Not Implemented: |
---|
| 34 | - VMEbus mapped in but untested |
---|
| 35 | - OpenPIC features not required for BSP are not supported |
---|
| 36 | |
---|
| 37 | Memory Map |
---|
| 38 | ========== |
---|
| 39 | BAT Mapping |
---|
| 40 | |
---|
| 41 | ffff ffff |------------------------------------| ----- ffff ffff |
---|
| 42 | | ROM/FLASH Bank 0 | | |
---|
| 43 | fff0 0000 |------------------------------------| | |
---|
| 44 | | System I/O | | |
---|
| 45 | ffe0 0000 |------------------------------------| | |
---|
| 46 | | Replicated ROM/FLASH Bank 0 | | |
---|
| 47 | | Replicated System I/O | | |
---|
| 48 | ff80 0000 |------------------------------------| | |
---|
| 49 | | ROM/FLASH Bank 1 | DBAT3 |
---|
| 50 | ff00 0000 |------------------------------------| - Supervisor R/W |
---|
| 51 | | PCI Interrupt Acknowledge | - Cache Inhibited |
---|
| 52 | fef0 0000 |------------------------------------| - Guarded |
---|
| 53 | | PCI Configuration Data Register | | |
---|
| 54 | fee0 0000 |------------------------------------| | |
---|
| 55 | | PCI Configuration Address Register | | |
---|
| 56 | fec0 0000 |------------------------------------| | |
---|
| 57 | | PCI I/O Space | | |
---|
| 58 | fe80 0000 |------------------------------------| | |
---|
| 59 | | PCI/ISA I/O Space | | |
---|
| 60 | fe00 0000 |------------------------------------| | |
---|
| 61 | | PCI/ISA Memory Space | | |
---|
| 62 | fd00 0000 |------------------------------------| | |
---|
| 63 | | | | |
---|
| 64 | | xxxxxxxxxxxxxx| ----- f000 0000 |
---|
[ef724e9] | 65 | | x not mapped | | |
---|
| 66 | | xxxxxxxxxxxxxx| ----- a000 0000 |
---|
| 67 | | | | |
---|
| 68 | | | | |
---|
| 69 | | | DBAT0 |
---|
| 70 | | | - Supervisor R/W |
---|
| 71 | | | - Cache Inhibited |
---|
| 72 | | | - Guarded |
---|
| 73 | | | | |
---|
| 74 | | | | |
---|
| 75 | | | ----- 9000 0000 |
---|
[f9877d25] | 76 | | | | |
---|
| 77 | | | | |
---|
| 78 | | PCI Memory Space | DBAT2 |
---|
| 79 | | | - Supervisor R/W |
---|
| 80 | | | - Cache Inhibited |
---|
| 81 | | | - Guarded |
---|
| 82 | | | | |
---|
| 83 | | | | |
---|
| 84 | | | | |
---|
| 85 | 8000 0000 |------------------------------------| ----- 8000 0000 |
---|
| 86 | | x | |
---|
| 87 | | x not mapped | |
---|
| 88 | | Reserved xxxxxxxxxxxxxx| ----- 1000 0000 |
---|
| 89 | | | | |
---|
| 90 | | | | |
---|
| 91 | 0200 0000 |------------------------------------| | |
---|
| 92 | | | | |
---|
| 93 | | | | |
---|
| 94 | | | | |
---|
| 95 | | | | |
---|
| 96 | | DRAM (32MB) | DBAT1/IBAT1 |
---|
| 97 | | | - Supervisor R/W |
---|
| 98 | | | | |
---|
| 99 | | | | |
---|
| 100 | | | | |
---|
| 101 | | | | |
---|
| 102 | 0000 0000 |------------------------------------| ----- 0000 0000 |
---|
| 103 | |
---|
| 104 | |
---|
| 105 | TTCP Performance on First Day Run |
---|
| 106 | ================================= |
---|
| 107 | Fedora Core 1 on (according to /proc/cpuinfo) a 300 Mhz P3 using Netgear |
---|
| 108 | 10/100 CardBus NIC on a dedicated 10BaseT LAN. |
---|
| 109 | |
---|
| 110 | ON MVME2100: ttcp -t -s 192.168.2.107 |
---|
| 111 | REPORTED ON MVME2100: |
---|
| 112 | ttcp-t: buflen=8192, nbuf=2048, align=16384/0, port=5001 tcp -> 192.168.2.107 |
---|
| 113 | ttcp-t: socket |
---|
| 114 | ttcp-t: connect |
---|
| 115 | ttcp-t: 16777216 bytes in 20.80 real seconds = 787.69 KB/sec +++ |
---|
| 116 | ttcp-t: 2048 I/O calls, msec/call = 10.40, calls/sec = 98.46 |
---|
| 117 | ttcp-t: 0.0user 20.8sys 0:20real 100% 0i+0d 0maxrss 0+0pf 0+0csw |
---|
| 118 | |
---|
| 119 | ON MVME2100: ttcp -t -s 192.168.2.107 |
---|
| 120 | REPORTED ON MVME2100: |
---|
| 121 | ttcp -r -s |
---|
| 122 | ttcp-r: buflen=8192, nbuf=2048, align=16384/0, port=5001 tcp |
---|
| 123 | ttcp-r: socket |
---|
| 124 | ttcp-r: accept from 192.168.2.107 |
---|
| 125 | ttcp-r: 16777216 bytes in 15.41 real seconds = 1063.21 KB/sec +++ |
---|
| 126 | ttcp-r: 11588 I/O calls, msec/call = 1.36, calls/sec = 751.98 |
---|
| 127 | ttcp-r: 0.0user 15.4sys 0:15real 100% 0i+0d 0maxrss 0+0pf 0+0csw |
---|
| 128 | |
---|