5
Last change
on this file since 8f8ccee was
8f8ccee,
checked in by Sebastian Huber <sebastian.huber@…>, on 04/23/18 at 07:50:39
|
bsps: Move interrupt controller support to bsps
This patch is a part of the BSP source reorganization.
Update #3285.
|
-
Property mode set to
100644
|
File size:
919 bytes
|
Line | |
---|
1 | /** |
---|
2 | * @file |
---|
3 | * |
---|
4 | * This file contains the implementation of the MIPS port |
---|
5 | * support routine which provides the BSP specific default |
---|
6 | * interrupt mask. |
---|
7 | */ |
---|
8 | |
---|
9 | /* |
---|
10 | * COPYRIGHT (c) 1989-2012. |
---|
11 | * On-Line Applications Research Corporation (OAR). |
---|
12 | * |
---|
13 | * The license and distribution terms for this file may be |
---|
14 | * found in the file LICENSE in this distribution or at |
---|
15 | * http://www.rtems.org/license/LICENSE. |
---|
16 | */ |
---|
17 | |
---|
18 | #include <rtems.h> |
---|
19 | |
---|
20 | /* |
---|
21 | * This function returns a mask value which is used to select the bits |
---|
22 | * in the processor status register that can be set to enable interrupts. |
---|
23 | * The mask value should not include the 2 software interrupt enable bits. |
---|
24 | */ |
---|
25 | |
---|
26 | uint32_t mips_interrupt_mask( void ) |
---|
27 | { |
---|
28 | uint32_t interrupt_mask; |
---|
29 | |
---|
30 | /* |
---|
31 | * This has only been tested with qemu for the mips malta and |
---|
32 | * may not be correct for the 24k on real hardware. |
---|
33 | */ |
---|
34 | interrupt_mask = 0x0000ff00; |
---|
35 | return(interrupt_mask); |
---|
36 | } |
---|
Note: See
TracBrowser
for help on using the repository browser.