1 | /* |
---|
2 | * SPDX-License-Identifier: BSD-2-Clause |
---|
3 | * |
---|
4 | * Copyright (C) 2014 embedded brains GmbH |
---|
5 | * |
---|
6 | * Redistribution and use in source and binary forms, with or without |
---|
7 | * modification, are permitted provided that the following conditions |
---|
8 | * are met: |
---|
9 | * 1. Redistributions of source code must retain the above copyright |
---|
10 | * notice, this list of conditions and the following disclaimer. |
---|
11 | * 2. Redistributions in binary form must reproduce the above copyright |
---|
12 | * notice, this list of conditions and the following disclaimer in the |
---|
13 | * documentation and/or other materials provided with the distribution. |
---|
14 | * |
---|
15 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
---|
16 | * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
---|
17 | * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
---|
18 | * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE |
---|
19 | * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR |
---|
20 | * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF |
---|
21 | * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS |
---|
22 | * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN |
---|
23 | * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) |
---|
24 | * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
---|
25 | * POSSIBILITY OF SUCH DAMAGE. |
---|
26 | */ |
---|
27 | |
---|
28 | #include <rtems/score/smpimpl.h> |
---|
29 | |
---|
30 | #include <bsp/start.h> |
---|
31 | |
---|
32 | bool _CPU_SMP_Start_processor(uint32_t cpu_index) |
---|
33 | { |
---|
34 | /* |
---|
35 | * Enable the second CPU. |
---|
36 | */ |
---|
37 | if (cpu_index != 0) { |
---|
38 | volatile uint32_t* const kick_address = (uint32_t*) 0xfffffff0UL; |
---|
39 | _ARM_Data_synchronization_barrier(); |
---|
40 | _ARM_Instruction_synchronization_barrier(); |
---|
41 | *kick_address = (uint32_t) _start; |
---|
42 | _ARM_Data_synchronization_barrier(); |
---|
43 | _ARM_Instruction_synchronization_barrier(); |
---|
44 | _ARM_Send_event(); |
---|
45 | } |
---|
46 | |
---|
47 | /* |
---|
48 | * Wait for secondary processor to complete its basic initialization so that |
---|
49 | * we can enable the unified L2 cache. |
---|
50 | */ |
---|
51 | return _Per_CPU_State_wait_for_non_initial_state(cpu_index, 0); |
---|
52 | } |
---|