[0ab86d09] | 1 | /* ---------------------------------------------------------------------------- */ |
---|
| 2 | /* Atmel Microcontroller Software Support */ |
---|
| 3 | /* SAM Software Package License */ |
---|
| 4 | /* ---------------------------------------------------------------------------- */ |
---|
| 5 | /* Copyright (c) 2015, Atmel Corporation */ |
---|
| 6 | /* Copyright (c) 2016, embedded brains GmbH */ |
---|
| 7 | /* */ |
---|
| 8 | /* All rights reserved. */ |
---|
| 9 | /* */ |
---|
| 10 | /* Redistribution and use in source and binary forms, with or without */ |
---|
| 11 | /* modification, are permitted provided that the following condition is met: */ |
---|
| 12 | /* */ |
---|
| 13 | /* - Redistributions of source code must retain the above copyright notice, */ |
---|
| 14 | /* this list of conditions and the disclaimer below. */ |
---|
| 15 | /* */ |
---|
| 16 | /* Atmel's name may not be used to endorse or promote products derived from */ |
---|
| 17 | /* this software without specific prior written permission. */ |
---|
| 18 | /* */ |
---|
| 19 | /* DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR */ |
---|
| 20 | /* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */ |
---|
| 21 | /* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE */ |
---|
| 22 | /* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, */ |
---|
| 23 | /* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */ |
---|
| 24 | /* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, */ |
---|
| 25 | /* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF */ |
---|
| 26 | /* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING */ |
---|
| 27 | /* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */ |
---|
| 28 | /* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */ |
---|
| 29 | /* ---------------------------------------------------------------------------- */ |
---|
| 30 | |
---|
[3fbaaa8b] | 31 | #include <bsp/atsam-clock-config.h> |
---|
[0ab86d09] | 32 | #include <bsp/atsam-spi.h> |
---|
[6878519] | 33 | #include <bsp/iocopy.h> |
---|
[0ab86d09] | 34 | |
---|
[3afa95b] | 35 | #include <dev/spi/spi.h> |
---|
| 36 | |
---|
[b2ed712] | 37 | #include <string.h> |
---|
| 38 | |
---|
[0ab86d09] | 39 | #define MAX_SPI_FREQUENCY 50000000 |
---|
| 40 | |
---|
[6878519] | 41 | #define DMA_NR_DESC_PER_DIR 3 |
---|
| 42 | #define DMA_DESC_ALLIGNMENT 4 |
---|
| 43 | |
---|
| 44 | #define DMA_BUF_RX 0 |
---|
| 45 | #define DMA_BUF_TX 1 |
---|
| 46 | #define DMA_BUF_DIRS 2 |
---|
| 47 | |
---|
| 48 | struct atsam_spi_xdma_buf { |
---|
| 49 | LinkedListDescriporView0 desc[DMA_NR_DESC_PER_DIR]; |
---|
| 50 | uint8_t leadbuf[CPU_CACHE_LINE_BYTES]; |
---|
| 51 | uint8_t trailbuf[CPU_CACHE_LINE_BYTES]; |
---|
| 52 | }; |
---|
| 53 | |
---|
[3afa95b] | 54 | typedef struct { |
---|
| 55 | spi_bus base; |
---|
[de7c171] | 56 | bool msg_cs_change; |
---|
| 57 | const spi_ioc_transfer *msg_current; |
---|
[6878519] | 58 | const spi_ioc_transfer *msg_next; |
---|
[3afa95b] | 59 | uint32_t msg_todo; |
---|
[de7c171] | 60 | int msg_error; |
---|
| 61 | rtems_id msg_task; |
---|
[8eb5fbb6] | 62 | Spid spi; |
---|
[3afa95b] | 63 | uint32_t dma_tx_channel; |
---|
| 64 | uint32_t dma_rx_channel; |
---|
[6878519] | 65 | struct atsam_spi_xdma_buf *dma_bufs; |
---|
| 66 | size_t leadbuf_rx_buffered_len; |
---|
| 67 | size_t trailbuf_rx_buffered_len; |
---|
[d1c771c] | 68 | int transfer_in_progress; |
---|
[3afa95b] | 69 | bool chip_select_active; |
---|
[538a0a8] | 70 | bool chip_select_decode; |
---|
[3afa95b] | 71 | } atsam_spi_bus; |
---|
| 72 | |
---|
[de7c171] | 73 | static void atsam_spi_wakeup_task(atsam_spi_bus *bus) |
---|
[0ab86d09] | 74 | { |
---|
| 75 | rtems_status_code sc; |
---|
| 76 | |
---|
[de7c171] | 77 | sc = rtems_event_transient_send(bus->msg_task); |
---|
| 78 | assert(sc == RTEMS_SUCCESSFUL); |
---|
[0ab86d09] | 79 | } |
---|
| 80 | |
---|
| 81 | static uint8_t atsam_calculate_dlybcs(uint16_t delay_in_us) |
---|
| 82 | { |
---|
| 83 | return ( |
---|
| 84 | (BOARD_MCK / delay_in_us) < 0xFF) ? |
---|
| 85 | (BOARD_MCK / delay_in_us) : 0xFF; |
---|
| 86 | } |
---|
| 87 | |
---|
[8e6cfcc] | 88 | static uint32_t atsam_calculate_scbr(uint32_t speed_hz) |
---|
| 89 | { |
---|
| 90 | uint32_t scbr; |
---|
| 91 | |
---|
| 92 | scbr = BOARD_MCK / speed_hz; |
---|
| 93 | if (scbr > 0x0FF) { |
---|
| 94 | /* Best estimation we can offer with the hardware. */ |
---|
| 95 | scbr = 0x0FF; |
---|
| 96 | } |
---|
| 97 | if (scbr == 0) { |
---|
| 98 | /* SCBR = 0 isn't allowed. */ |
---|
| 99 | scbr = 1; |
---|
| 100 | } |
---|
| 101 | |
---|
| 102 | return scbr; |
---|
| 103 | } |
---|
| 104 | |
---|
[0ab86d09] | 105 | static void atsam_set_phase_and_polarity(uint32_t mode, uint32_t *csr) |
---|
| 106 | { |
---|
| 107 | uint32_t mode_mask = mode & SPI_MODE_3; |
---|
| 108 | |
---|
| 109 | switch(mode_mask) { |
---|
| 110 | case SPI_MODE_0: |
---|
| 111 | *csr |= SPI_CSR_NCPHA; |
---|
| 112 | break; |
---|
| 113 | case SPI_MODE_1: |
---|
| 114 | break; |
---|
| 115 | case SPI_MODE_2: |
---|
| 116 | *csr |= SPI_CSR_NCPHA; |
---|
| 117 | *csr |= SPI_CSR_CPOL; |
---|
| 118 | break; |
---|
| 119 | case SPI_MODE_3: |
---|
| 120 | *csr |= SPI_CSR_CPOL; |
---|
| 121 | break; |
---|
| 122 | } |
---|
[24fe213] | 123 | *csr |= SPI_CSR_CSAAT; |
---|
[0ab86d09] | 124 | } |
---|
| 125 | |
---|
| 126 | static void atsam_configure_spi(atsam_spi_bus *bus) |
---|
| 127 | { |
---|
| 128 | uint8_t delay_cs; |
---|
[8e6cfcc] | 129 | uint32_t scbr; |
---|
[0ab86d09] | 130 | uint32_t csr = 0; |
---|
[538a0a8] | 131 | uint32_t mode = 0; |
---|
| 132 | uint32_t cs = bus->base.cs; |
---|
[0ab86d09] | 133 | |
---|
| 134 | delay_cs = atsam_calculate_dlybcs(bus->base.delay_usecs); |
---|
[8e6cfcc] | 135 | scbr = atsam_calculate_scbr(bus->base.speed_hz); |
---|
[0ab86d09] | 136 | |
---|
[538a0a8] | 137 | mode |= SPI_MR_DLYBCS(delay_cs); |
---|
| 138 | mode |= SPI_MR_MSTR; |
---|
| 139 | mode |= SPI_MR_MODFDIS; |
---|
| 140 | if (bus->chip_select_decode) { |
---|
| 141 | mode |= SPI_MR_PCS(bus->base.cs); |
---|
| 142 | mode |= SPI_MR_PCSDEC; |
---|
| 143 | cs /= 4; |
---|
| 144 | } else { |
---|
| 145 | mode |= SPI_PCS(bus->base.cs); |
---|
| 146 | } |
---|
| 147 | |
---|
[0ab86d09] | 148 | SPID_Configure( |
---|
[8eb5fbb6] | 149 | &bus->spi, |
---|
| 150 | bus->spi.pSpiHw, |
---|
| 151 | bus->spi.spiId, |
---|
[538a0a8] | 152 | mode, |
---|
[8eb5fbb6] | 153 | &XDMAD_Instance |
---|
[0ab86d09] | 154 | ); |
---|
| 155 | |
---|
| 156 | csr = |
---|
| 157 | SPI_DLYBCT(1000, BOARD_MCK) | |
---|
| 158 | SPI_DLYBS(1000, BOARD_MCK) | |
---|
[8e6cfcc] | 159 | SPI_CSR_SCBR(scbr) | |
---|
[0ab86d09] | 160 | SPI_CSR_BITS(bus->base.bits_per_word - 8); |
---|
| 161 | |
---|
| 162 | atsam_set_phase_and_polarity(bus->base.mode, &csr); |
---|
| 163 | |
---|
[538a0a8] | 164 | SPI_ConfigureNPCS(bus->spi.pSpiHw, cs, csr); |
---|
[0ab86d09] | 165 | } |
---|
| 166 | |
---|
[6878519] | 167 | static void atsam_spi_check_alignment_and_set_up_dma_descriptors( |
---|
| 168 | atsam_spi_bus *bus, |
---|
| 169 | struct atsam_spi_xdma_buf *buf, |
---|
| 170 | const uint8_t *start, |
---|
| 171 | size_t len, |
---|
| 172 | bool tx |
---|
| 173 | ) |
---|
| 174 | { |
---|
| 175 | LinkedListDescriporView0 *curdesc = buf->desc; |
---|
| 176 | size_t misaligned_begin; |
---|
| 177 | size_t misaligned_end; |
---|
| 178 | size_t len_main; |
---|
| 179 | const uint8_t *start_main; |
---|
| 180 | const uint8_t *start_trail; |
---|
| 181 | |
---|
| 182 | /* Check alignments. */ |
---|
| 183 | if (len < CPU_CACHE_LINE_BYTES) { |
---|
| 184 | misaligned_begin = len; |
---|
| 185 | misaligned_end = 0; |
---|
| 186 | len_main = 0; |
---|
| 187 | } else { |
---|
| 188 | misaligned_begin = ((uint32_t) start) % CPU_CACHE_LINE_BYTES; |
---|
| 189 | misaligned_end = (((uint32_t) start) + len) % CPU_CACHE_LINE_BYTES; |
---|
| 190 | len_main = len - misaligned_begin - misaligned_end; |
---|
| 191 | } |
---|
| 192 | start_main = start + misaligned_begin; |
---|
| 193 | start_trail = start_main + len_main; |
---|
| 194 | |
---|
| 195 | /* Store length for copying data back. */ |
---|
| 196 | if (!tx) { |
---|
| 197 | bus->leadbuf_rx_buffered_len = misaligned_begin; |
---|
| 198 | bus->trailbuf_rx_buffered_len = misaligned_end; |
---|
| 199 | } |
---|
| 200 | |
---|
| 201 | /* Handle misalignment on begin. */ |
---|
| 202 | if (misaligned_begin != 0) { |
---|
| 203 | if (tx) { |
---|
| 204 | atsam_copy_to_io(buf->leadbuf, start, misaligned_begin); |
---|
| 205 | } |
---|
| 206 | curdesc->mbr_nda = (uint32_t) (&curdesc[1]); |
---|
| 207 | curdesc->mbr_ta = (uint32_t) buf->leadbuf; |
---|
| 208 | curdesc->mbr_ubc = misaligned_begin; |
---|
| 209 | } |
---|
| 210 | |
---|
| 211 | /* Main part */ |
---|
| 212 | if (len_main > 0) { |
---|
| 213 | curdesc->mbr_ubc |= tx ? XDMA_UBC_NSEN_UPDATED : XDMA_UBC_NDEN_UPDATED; |
---|
| 214 | curdesc->mbr_ubc |= XDMA_UBC_NVIEW_NDV0; |
---|
| 215 | curdesc->mbr_ubc |= XDMA_UBC_NDE_FETCH_EN; |
---|
| 216 | ++curdesc; |
---|
| 217 | |
---|
| 218 | curdesc->mbr_nda = (uint32_t) (&curdesc[1]); |
---|
| 219 | curdesc->mbr_ta = (uint32_t) start_main; |
---|
| 220 | curdesc->mbr_ubc = len_main; |
---|
| 221 | if (tx) { |
---|
| 222 | rtems_cache_flush_multiple_data_lines(start_main, len_main); |
---|
| 223 | } else { |
---|
| 224 | rtems_cache_invalidate_multiple_data_lines(start_main, len_main); |
---|
| 225 | } |
---|
| 226 | } |
---|
| 227 | |
---|
| 228 | /* Handle misalignment on end */ |
---|
| 229 | if (misaligned_end != 0) { |
---|
| 230 | curdesc->mbr_ubc |= tx ? XDMA_UBC_NSEN_UPDATED : XDMA_UBC_NDEN_UPDATED; |
---|
| 231 | curdesc->mbr_ubc |= XDMA_UBC_NVIEW_NDV0; |
---|
| 232 | curdesc->mbr_ubc |= XDMA_UBC_NDE_FETCH_EN; |
---|
| 233 | ++curdesc; |
---|
| 234 | |
---|
| 235 | if (tx) { |
---|
| 236 | atsam_copy_to_io(buf->trailbuf, start_trail, misaligned_end); |
---|
| 237 | } |
---|
| 238 | curdesc->mbr_nda = 0; |
---|
| 239 | curdesc->mbr_ta = (uint32_t) buf->trailbuf; |
---|
| 240 | curdesc->mbr_ubc = misaligned_end; |
---|
| 241 | curdesc->mbr_ubc |= XDMA_UBC_NDE_FETCH_DIS; |
---|
| 242 | } |
---|
| 243 | } |
---|
| 244 | |
---|
| 245 | static void atsam_spi_copy_back_rx_after_dma_transfer( |
---|
| 246 | atsam_spi_bus *bus |
---|
| 247 | ) |
---|
| 248 | { |
---|
| 249 | if (bus->leadbuf_rx_buffered_len != 0) { |
---|
| 250 | atsam_copy_from_io( |
---|
| 251 | bus->msg_current->rx_buf, |
---|
| 252 | bus->dma_bufs[DMA_BUF_RX].leadbuf, |
---|
| 253 | bus->leadbuf_rx_buffered_len |
---|
| 254 | ); |
---|
| 255 | } |
---|
| 256 | if (bus->trailbuf_rx_buffered_len != 0) { |
---|
| 257 | atsam_copy_from_io( |
---|
| 258 | bus->msg_current->rx_buf + bus->msg_current->len - |
---|
| 259 | bus->trailbuf_rx_buffered_len, |
---|
| 260 | bus->dma_bufs[DMA_BUF_RX].trailbuf, |
---|
| 261 | bus->trailbuf_rx_buffered_len |
---|
| 262 | ); |
---|
| 263 | } |
---|
| 264 | } |
---|
| 265 | |
---|
[b52513b] | 266 | static void atsam_spi_start_dma_transfer( |
---|
| 267 | atsam_spi_bus *bus, |
---|
| 268 | const spi_ioc_transfer *msg |
---|
| 269 | ) |
---|
| 270 | { |
---|
[8eb5fbb6] | 271 | Xdmac *pXdmac = XDMAC; |
---|
[6878519] | 272 | size_t i; |
---|
| 273 | |
---|
| 274 | atsam_spi_check_alignment_and_set_up_dma_descriptors( |
---|
| 275 | bus, |
---|
| 276 | &bus->dma_bufs[DMA_BUF_RX], |
---|
| 277 | msg->rx_buf, |
---|
| 278 | msg->len, |
---|
| 279 | false |
---|
| 280 | ); |
---|
| 281 | atsam_spi_check_alignment_and_set_up_dma_descriptors( |
---|
| 282 | bus, |
---|
| 283 | &bus->dma_bufs[DMA_BUF_TX], |
---|
| 284 | msg->tx_buf, |
---|
| 285 | msg->len, |
---|
| 286 | true |
---|
| 287 | ); |
---|
| 288 | |
---|
| 289 | XDMAC_SetDescriptorAddr( |
---|
| 290 | pXdmac, |
---|
| 291 | bus->dma_rx_channel, |
---|
| 292 | (uint32_t) bus->dma_bufs[DMA_BUF_RX].desc, |
---|
| 293 | 0 |
---|
| 294 | ); |
---|
| 295 | XDMAC_SetDescriptorControl( |
---|
| 296 | pXdmac, |
---|
| 297 | bus->dma_rx_channel, |
---|
| 298 | XDMAC_CNDC_NDVIEW_NDV0 | |
---|
| 299 | XDMAC_CNDC_NDDUP_DST_PARAMS_UPDATED | |
---|
| 300 | XDMAC_CNDC_NDE_DSCR_FETCH_EN |
---|
| 301 | ); |
---|
| 302 | XDMAC_SetDescriptorAddr( |
---|
| 303 | pXdmac, |
---|
| 304 | bus->dma_tx_channel, |
---|
| 305 | (uint32_t) bus->dma_bufs[DMA_BUF_TX].desc, |
---|
| 306 | 0 |
---|
| 307 | ); |
---|
| 308 | XDMAC_SetDescriptorControl( |
---|
| 309 | pXdmac, |
---|
| 310 | bus->dma_tx_channel, |
---|
| 311 | XDMAC_CNDC_NDVIEW_NDV0 | |
---|
| 312 | XDMAC_CNDC_NDSUP_SRC_PARAMS_UPDATED | |
---|
| 313 | XDMAC_CNDC_NDE_DSCR_FETCH_EN |
---|
| 314 | ); |
---|
[b52513b] | 315 | |
---|
| 316 | XDMAC_StartTransfer(pXdmac, bus->dma_rx_channel); |
---|
| 317 | XDMAC_StartTransfer(pXdmac, bus->dma_tx_channel); |
---|
[0ab86d09] | 318 | } |
---|
| 319 | |
---|
[f104bd3] | 320 | static void atsam_spi_do_transfer( |
---|
[0ab86d09] | 321 | atsam_spi_bus *bus, |
---|
| 322 | const spi_ioc_transfer *msg |
---|
| 323 | ) |
---|
| 324 | { |
---|
[5dd02e9] | 325 | if (!bus->chip_select_active){ |
---|
[8eb5fbb6] | 326 | Spi *pSpiHw = bus->spi.pSpiHw; |
---|
[f104bd3] | 327 | |
---|
[5dd02e9] | 328 | bus->chip_select_active = true; |
---|
[0ab86d09] | 329 | |
---|
[538a0a8] | 330 | if (bus->chip_select_decode) { |
---|
| 331 | pSpiHw->SPI_MR = (pSpiHw->SPI_MR & ~SPI_MR_PCS_Msk) | SPI_MR_PCS(msg->cs); |
---|
| 332 | } else { |
---|
| 333 | SPI_ChipSelect(pSpiHw, 1 << msg->cs); |
---|
| 334 | } |
---|
[5dd02e9] | 335 | SPI_Enable(pSpiHw); |
---|
[24fe213] | 336 | } |
---|
| 337 | |
---|
[f104bd3] | 338 | atsam_spi_start_dma_transfer(bus, msg); |
---|
[0ab86d09] | 339 | } |
---|
| 340 | |
---|
[0396f60] | 341 | static int atsam_check_configure_spi(atsam_spi_bus *bus, const spi_ioc_transfer *msg) |
---|
[0ab86d09] | 342 | { |
---|
[0396f60] | 343 | if ( |
---|
| 344 | msg->mode != bus->base.mode |
---|
| 345 | || msg->speed_hz != bus->base.speed_hz |
---|
| 346 | || msg->bits_per_word != bus->base.bits_per_word |
---|
| 347 | || msg->cs != bus->base.cs |
---|
| 348 | || msg->delay_usecs != bus->base.delay_usecs |
---|
| 349 | ) { |
---|
| 350 | if ( |
---|
| 351 | msg->bits_per_word < 8 |
---|
| 352 | || msg->bits_per_word > 16 |
---|
| 353 | || msg->mode > 3 |
---|
| 354 | || msg->speed_hz > bus->base.max_speed_hz |
---|
[0ab86d09] | 355 | ) { |
---|
[0396f60] | 356 | return -EINVAL; |
---|
[0ab86d09] | 357 | } |
---|
[0396f60] | 358 | |
---|
| 359 | bus->base.mode = msg->mode; |
---|
| 360 | bus->base.speed_hz = msg->speed_hz; |
---|
| 361 | bus->base.bits_per_word = msg->bits_per_word; |
---|
| 362 | bus->base.cs = msg->cs; |
---|
| 363 | bus->base.delay_usecs = msg->delay_usecs; |
---|
| 364 | atsam_configure_spi(bus); |
---|
[0ab86d09] | 365 | } |
---|
| 366 | |
---|
[0396f60] | 367 | return 0; |
---|
[0ab86d09] | 368 | } |
---|
| 369 | |
---|
[de7c171] | 370 | static void atsam_spi_setup_transfer(atsam_spi_bus *bus) |
---|
[0ab86d09] | 371 | { |
---|
| 372 | uint32_t msg_todo = bus->msg_todo; |
---|
| 373 | |
---|
[d1c771c] | 374 | bus->transfer_in_progress = 2; |
---|
[0396f60] | 375 | |
---|
[de7c171] | 376 | if (bus->msg_cs_change) { |
---|
| 377 | bus->chip_select_active = false; |
---|
[8eb5fbb6] | 378 | SPI_ReleaseCS(bus->spi.pSpiHw); |
---|
| 379 | SPI_Disable(bus->spi.pSpiHw); |
---|
[de7c171] | 380 | } |
---|
| 381 | |
---|
| 382 | if (msg_todo > 0) { |
---|
[6878519] | 383 | const spi_ioc_transfer *msg = bus->msg_next; |
---|
[de7c171] | 384 | int error; |
---|
[3417070d] | 385 | |
---|
[de7c171] | 386 | bus->msg_cs_change = msg->cs_change; |
---|
[6878519] | 387 | bus->msg_next = msg + 1; |
---|
| 388 | bus->msg_current = msg; |
---|
[de7c171] | 389 | bus->msg_todo = msg_todo - 1; |
---|
[0396f60] | 390 | |
---|
[de7c171] | 391 | error = atsam_check_configure_spi(bus, msg); |
---|
| 392 | if (error == 0) { |
---|
| 393 | atsam_spi_do_transfer(bus, msg); |
---|
| 394 | } else { |
---|
| 395 | bus->msg_error = error; |
---|
| 396 | atsam_spi_wakeup_task(bus); |
---|
[0ab86d09] | 397 | } |
---|
[de7c171] | 398 | } else { |
---|
| 399 | atsam_spi_wakeup_task(bus); |
---|
[0ab86d09] | 400 | } |
---|
[de7c171] | 401 | } |
---|
[0396f60] | 402 | |
---|
[d1c771c] | 403 | static void atsam_spi_dma_callback(uint32_t channel, void *arg) |
---|
[de7c171] | 404 | { |
---|
| 405 | atsam_spi_bus *bus = (atsam_spi_bus *)arg; |
---|
| 406 | |
---|
[d1c771c] | 407 | --bus->transfer_in_progress; |
---|
[8dd83d3] | 408 | |
---|
[d1c771c] | 409 | if (bus->transfer_in_progress == 0) { |
---|
[6878519] | 410 | atsam_spi_copy_back_rx_after_dma_transfer(bus); |
---|
[d1c771c] | 411 | atsam_spi_setup_transfer(bus); |
---|
[de7c171] | 412 | } |
---|
[0ab86d09] | 413 | } |
---|
| 414 | |
---|
| 415 | static int atsam_spi_transfer( |
---|
| 416 | spi_bus *base, |
---|
| 417 | const spi_ioc_transfer *msgs, |
---|
| 418 | uint32_t msg_count |
---|
| 419 | ) |
---|
| 420 | { |
---|
[6878519] | 421 | rtems_status_code sc; |
---|
[0ab86d09] | 422 | atsam_spi_bus *bus = (atsam_spi_bus *)base; |
---|
| 423 | |
---|
[de7c171] | 424 | bus->msg_cs_change = false; |
---|
[6878519] | 425 | bus->msg_next = &msgs[0]; |
---|
| 426 | bus->msg_current = NULL; |
---|
[0ab86d09] | 427 | bus->msg_todo = msg_count; |
---|
[de7c171] | 428 | bus->msg_error = 0; |
---|
| 429 | bus->msg_task = rtems_task_self(); |
---|
| 430 | atsam_spi_setup_transfer(bus); |
---|
[6878519] | 431 | sc = rtems_event_transient_receive(RTEMS_WAIT, RTEMS_NO_TIMEOUT); |
---|
| 432 | assert(sc == RTEMS_SUCCESSFUL); |
---|
[de7c171] | 433 | return bus->msg_error; |
---|
[0ab86d09] | 434 | } |
---|
| 435 | |
---|
| 436 | |
---|
| 437 | static void atsam_spi_destroy(spi_bus *base) |
---|
| 438 | { |
---|
| 439 | atsam_spi_bus *bus = (atsam_spi_bus *)base; |
---|
[d1c771c] | 440 | eXdmadRC rc; |
---|
[0ab86d09] | 441 | |
---|
[d1c771c] | 442 | rc = XDMAD_SetCallback( |
---|
[8eb5fbb6] | 443 | bus->spi.pXdmad, |
---|
[d1c771c] | 444 | bus->dma_rx_channel, |
---|
| 445 | XDMAD_DoNothingCallback, |
---|
| 446 | NULL |
---|
| 447 | ); |
---|
| 448 | assert(rc == XDMAD_OK); |
---|
[0ab86d09] | 449 | |
---|
[d1c771c] | 450 | rc = XDMAD_SetCallback( |
---|
[8eb5fbb6] | 451 | bus->spi.pXdmad, |
---|
[d1c771c] | 452 | bus->dma_tx_channel, |
---|
| 453 | XDMAD_DoNothingCallback, |
---|
| 454 | NULL |
---|
| 455 | ); |
---|
| 456 | assert(rc == XDMAD_OK); |
---|
| 457 | |
---|
[8eb5fbb6] | 458 | XDMAD_FreeChannel(bus->spi.pXdmad, bus->dma_rx_channel); |
---|
| 459 | XDMAD_FreeChannel(bus->spi.pXdmad, bus->dma_tx_channel); |
---|
[0ab86d09] | 460 | |
---|
[8eb5fbb6] | 461 | SPI_Disable(bus->spi.pSpiHw); |
---|
| 462 | PMC_DisablePeripheral(bus->spi.spiId); |
---|
[5dd02e9] | 463 | |
---|
[6878519] | 464 | rtems_cache_coherent_free(bus->dma_bufs); |
---|
| 465 | |
---|
[0ab86d09] | 466 | spi_bus_destroy_and_free(&bus->base); |
---|
| 467 | } |
---|
| 468 | |
---|
| 469 | static int atsam_spi_setup(spi_bus *base) |
---|
| 470 | { |
---|
| 471 | atsam_spi_bus *bus = (atsam_spi_bus *)base; |
---|
| 472 | |
---|
| 473 | if ( |
---|
| 474 | bus->base.speed_hz > MAX_SPI_FREQUENCY || |
---|
| 475 | bus->base.bits_per_word < 8 || |
---|
| 476 | bus->base.bits_per_word > 16 |
---|
| 477 | ) { |
---|
| 478 | return -EINVAL; |
---|
| 479 | } |
---|
| 480 | atsam_configure_spi(bus); |
---|
| 481 | return 0; |
---|
| 482 | } |
---|
| 483 | |
---|
[d1c771c] | 484 | static void atsam_spi_init_xdma(atsam_spi_bus *bus) |
---|
| 485 | { |
---|
| 486 | sXdmadCfg cfg; |
---|
| 487 | uint32_t xdmaInt; |
---|
| 488 | uint8_t channel; |
---|
| 489 | eXdmadRC rc; |
---|
[6878519] | 490 | uint32_t xdma_cndc; |
---|
| 491 | |
---|
| 492 | bus->dma_bufs = rtems_cache_coherent_allocate( |
---|
| 493 | DMA_BUF_DIRS * sizeof(*(bus->dma_bufs)), |
---|
| 494 | DMA_DESC_ALLIGNMENT, |
---|
| 495 | 0 |
---|
| 496 | ); |
---|
| 497 | assert(bus->dma_bufs != NULL); |
---|
[d1c771c] | 498 | |
---|
| 499 | bus->dma_tx_channel = XDMAD_AllocateChannel( |
---|
[8eb5fbb6] | 500 | bus->spi.pXdmad, |
---|
[d1c771c] | 501 | XDMAD_TRANSFER_MEMORY, |
---|
[8eb5fbb6] | 502 | bus->spi.spiId |
---|
[d1c771c] | 503 | ); |
---|
| 504 | assert(bus->dma_tx_channel != XDMAD_ALLOC_FAILED); |
---|
| 505 | |
---|
| 506 | bus->dma_rx_channel = XDMAD_AllocateChannel( |
---|
[8eb5fbb6] | 507 | bus->spi.pXdmad, |
---|
| 508 | bus->spi.spiId, |
---|
[d1c771c] | 509 | XDMAD_TRANSFER_MEMORY |
---|
| 510 | ); |
---|
| 511 | assert(bus->dma_rx_channel != XDMAD_ALLOC_FAILED); |
---|
| 512 | |
---|
| 513 | rc = XDMAD_SetCallback( |
---|
[8eb5fbb6] | 514 | bus->spi.pXdmad, |
---|
[d1c771c] | 515 | bus->dma_rx_channel, |
---|
| 516 | atsam_spi_dma_callback, |
---|
| 517 | bus |
---|
| 518 | ); |
---|
| 519 | assert(rc == XDMAD_OK); |
---|
| 520 | |
---|
| 521 | rc = XDMAD_SetCallback( |
---|
[8eb5fbb6] | 522 | bus->spi.pXdmad, |
---|
[d1c771c] | 523 | bus->dma_tx_channel, |
---|
| 524 | atsam_spi_dma_callback, |
---|
| 525 | bus |
---|
| 526 | ); |
---|
| 527 | assert(rc == XDMAD_OK); |
---|
| 528 | |
---|
[8eb5fbb6] | 529 | rc = XDMAD_PrepareChannel(bus->spi.pXdmad, bus->dma_rx_channel); |
---|
[d1c771c] | 530 | assert(rc == XDMAD_OK); |
---|
| 531 | |
---|
[8eb5fbb6] | 532 | rc = XDMAD_PrepareChannel(bus->spi.pXdmad, bus->dma_tx_channel); |
---|
[d1c771c] | 533 | assert(rc == XDMAD_OK); |
---|
| 534 | |
---|
[6878519] | 535 | /* Put all relevant interrupts on */ |
---|
[d1c771c] | 536 | xdmaInt = ( |
---|
| 537 | XDMAC_CIE_BIE | |
---|
| 538 | XDMAC_CIE_DIE | |
---|
| 539 | XDMAC_CIE_FIE | |
---|
| 540 | XDMAC_CIE_RBIE | |
---|
| 541 | XDMAC_CIE_WBIE | |
---|
| 542 | XDMAC_CIE_ROIE); |
---|
| 543 | |
---|
| 544 | /* Setup RX */ |
---|
| 545 | memset(&cfg, 0, sizeof(cfg)); |
---|
[8eb5fbb6] | 546 | channel = XDMAIF_Get_ChannelNumber(bus->spi.spiId, XDMAD_TRANSFER_RX); |
---|
| 547 | cfg.mbr_sa = (uint32_t)&bus->spi.pSpiHw->SPI_RDR; |
---|
[d1c771c] | 548 | cfg.mbr_cfg = |
---|
| 549 | XDMAC_CC_TYPE_PER_TRAN | |
---|
| 550 | XDMAC_CC_MBSIZE_SINGLE | |
---|
| 551 | XDMAC_CC_DSYNC_PER2MEM | |
---|
| 552 | XDMAC_CC_CSIZE_CHK_1 | |
---|
| 553 | XDMAC_CC_DWIDTH_BYTE | |
---|
| 554 | XDMAC_CC_SIF_AHB_IF1 | |
---|
| 555 | XDMAC_CC_DIF_AHB_IF1 | |
---|
| 556 | XDMAC_CC_SAM_FIXED_AM | |
---|
| 557 | XDMAC_CC_DAM_INCREMENTED_AM | |
---|
| 558 | XDMAC_CC_PERID(channel); |
---|
[6878519] | 559 | xdma_cndc = XDMAC_CNDC_NDVIEW_NDV0 | |
---|
| 560 | XDMAC_CNDC_NDE_DSCR_FETCH_EN | |
---|
| 561 | XDMAC_CNDC_NDDUP_DST_PARAMS_UPDATED | |
---|
| 562 | XDMAC_CNDC_NDSUP_SRC_PARAMS_UNCHANGED; |
---|
[d1c771c] | 563 | rc = XDMAD_ConfigureTransfer( |
---|
[8eb5fbb6] | 564 | bus->spi.pXdmad, |
---|
[d1c771c] | 565 | bus->dma_rx_channel, |
---|
| 566 | &cfg, |
---|
[6878519] | 567 | xdma_cndc, |
---|
| 568 | (uint32_t) bus->dma_bufs[DMA_BUF_RX].desc, |
---|
[d1c771c] | 569 | xdmaInt |
---|
| 570 | ); |
---|
| 571 | assert(rc == XDMAD_OK); |
---|
| 572 | |
---|
| 573 | /* Setup TX */ |
---|
| 574 | memset(&cfg, 0, sizeof(cfg)); |
---|
[8eb5fbb6] | 575 | channel = XDMAIF_Get_ChannelNumber(bus->spi.spiId, XDMAD_TRANSFER_TX); |
---|
| 576 | cfg.mbr_da = (uint32_t)&bus->spi.pSpiHw->SPI_TDR; |
---|
[d1c771c] | 577 | cfg.mbr_cfg = |
---|
| 578 | XDMAC_CC_TYPE_PER_TRAN | |
---|
| 579 | XDMAC_CC_MBSIZE_SINGLE | |
---|
| 580 | XDMAC_CC_DSYNC_MEM2PER | |
---|
| 581 | XDMAC_CC_CSIZE_CHK_1 | |
---|
| 582 | XDMAC_CC_DWIDTH_BYTE | |
---|
| 583 | XDMAC_CC_SIF_AHB_IF1 | |
---|
| 584 | XDMAC_CC_DIF_AHB_IF1 | |
---|
| 585 | XDMAC_CC_SAM_INCREMENTED_AM | |
---|
| 586 | XDMAC_CC_DAM_FIXED_AM | |
---|
| 587 | XDMAC_CC_PERID(channel); |
---|
[6878519] | 588 | xdma_cndc = XDMAC_CNDC_NDVIEW_NDV0 | |
---|
| 589 | XDMAC_CNDC_NDE_DSCR_FETCH_EN | |
---|
| 590 | XDMAC_CNDC_NDDUP_DST_PARAMS_UNCHANGED | |
---|
| 591 | XDMAC_CNDC_NDSUP_SRC_PARAMS_UPDATED; |
---|
[d1c771c] | 592 | rc = XDMAD_ConfigureTransfer( |
---|
[8eb5fbb6] | 593 | bus->spi.pXdmad, |
---|
[d1c771c] | 594 | bus->dma_tx_channel, |
---|
| 595 | &cfg, |
---|
[6878519] | 596 | xdma_cndc, |
---|
| 597 | (uint32_t) bus->dma_bufs[DMA_BUF_TX].desc, |
---|
[d1c771c] | 598 | xdmaInt |
---|
| 599 | ); |
---|
| 600 | assert(rc == XDMAD_OK); |
---|
| 601 | } |
---|
| 602 | |
---|
[0ab86d09] | 603 | int spi_bus_register_atsam( |
---|
[62e1e0ff] | 604 | const char *bus_path, |
---|
[538a0a8] | 605 | const atsam_spi_config *config |
---|
[0ab86d09] | 606 | ) |
---|
| 607 | { |
---|
| 608 | atsam_spi_bus *bus; |
---|
| 609 | |
---|
| 610 | bus = (atsam_spi_bus *) spi_bus_alloc_and_init(sizeof(*bus)); |
---|
| 611 | if (bus == NULL) { |
---|
| 612 | return -1; |
---|
| 613 | } |
---|
| 614 | |
---|
[d1c771c] | 615 | bus->base.transfer = atsam_spi_transfer; |
---|
| 616 | bus->base.destroy = atsam_spi_destroy; |
---|
| 617 | bus->base.setup = atsam_spi_setup; |
---|
| 618 | bus->base.max_speed_hz = MAX_SPI_FREQUENCY; |
---|
[62e1e0ff] | 619 | bus->base.bits_per_word = 8; |
---|
| 620 | bus->base.speed_hz = bus->base.max_speed_hz; |
---|
| 621 | bus->base.delay_usecs = 1; |
---|
| 622 | bus->base.cs = 1; |
---|
[538a0a8] | 623 | bus->spi.spiId = config->spi_peripheral_id; |
---|
| 624 | bus->spi.pSpiHw = config->spi_regs; |
---|
| 625 | bus->chip_select_decode = config->chip_select_decode; |
---|
[0ab86d09] | 626 | |
---|
[538a0a8] | 627 | PIO_Configure(config->pins, config->pin_count); |
---|
| 628 | PMC_EnablePeripheral(config->spi_peripheral_id); |
---|
[62e1e0ff] | 629 | atsam_configure_spi(bus); |
---|
[49b6931] | 630 | atsam_spi_init_xdma(bus); |
---|
[0ab86d09] | 631 | |
---|
| 632 | return spi_bus_register(&bus->base, bus_path); |
---|
| 633 | } |
---|