1 | .. comment SPDX-License-Identifier: CC-BY-SA-4.0 |
---|
2 | |
---|
3 | .. Copyright (C) 1988, 2002 On-Line Applications Research Corporation (OAR) |
---|
4 | |
---|
5 | Epiphany Specific Information |
---|
6 | ***************************** |
---|
7 | |
---|
8 | This chapter discusses the`Epiphany Architecture |
---|
9 | http://adapteva.com/docs/epiphany_sdk_ref.pdf dependencies in this port of |
---|
10 | RTEMS. Epiphany is a chip that can come with 16 and 64 cores, each of which can |
---|
11 | run RTEMS separately or they can work together to run a SMP RTEMS application. |
---|
12 | |
---|
13 | **Architecture Documents** |
---|
14 | |
---|
15 | For information on the Epiphany architecture refer to the *Epiphany |
---|
16 | Architecture Reference* http://adapteva.com/docs/epiphany_arch_ref.pdf. |
---|
17 | |
---|
18 | Calling Conventions |
---|
19 | =================== |
---|
20 | |
---|
21 | Please refer to the *Epiphany SDK* |
---|
22 | http://adapteva.com/docs/epiphany_sdk_ref.pdf Appendix A: Application Binary |
---|
23 | Interface |
---|
24 | |
---|
25 | Floating Point Unit |
---|
26 | ------------------- |
---|
27 | |
---|
28 | A floating point unit is currently not supported. |
---|
29 | |
---|
30 | Memory Model |
---|
31 | ============ |
---|
32 | |
---|
33 | A flat 32-bit memory model is supported, no caches. Each core has its own 32 |
---|
34 | KiB strictly ordered local memory along with an access to a shared 32 MiB |
---|
35 | external DRAM. |
---|
36 | |
---|
37 | Interrupt Processing |
---|
38 | ==================== |
---|
39 | |
---|
40 | Every Epiphany core has 10 exception types: |
---|
41 | |
---|
42 | - Reset |
---|
43 | |
---|
44 | - Software Exception |
---|
45 | |
---|
46 | - Data Page Fault |
---|
47 | |
---|
48 | - Timer 0 |
---|
49 | |
---|
50 | - Timer 1 |
---|
51 | |
---|
52 | - Message Interrupt |
---|
53 | |
---|
54 | - DMA0 Interrupt |
---|
55 | |
---|
56 | - DMA1 Interrupt |
---|
57 | |
---|
58 | - WANT Interrupt |
---|
59 | |
---|
60 | - User Interrupt |
---|
61 | |
---|
62 | Interrupt Levels |
---|
63 | ---------------- |
---|
64 | |
---|
65 | There are only two levels: interrupts enabled and interrupts disabled. |
---|
66 | |
---|
67 | Interrupt Stack |
---|
68 | --------------- |
---|
69 | |
---|
70 | The Epiphany RTEMS port uses a dedicated software interrupt stack. The stack |
---|
71 | for interrupts is allocated during interrupt driver initialization. When an |
---|
72 | interrupt is entered, the _ISR_Handler routine is responsible for switching |
---|
73 | from the interrupted task stack to RTEMS software interrupt stack. |
---|
74 | |
---|
75 | Default Fatal Error Processing |
---|
76 | ============================== |
---|
77 | |
---|
78 | The default fatal error handler for this architecture performs the following |
---|
79 | actions: |
---|
80 | |
---|
81 | - disables operating system supported interrupts (IRQ), |
---|
82 | |
---|
83 | - places the error code in ``r0``, and |
---|
84 | |
---|
85 | - executes an infinite loop to simulate a halt processor instruction. |
---|
86 | |
---|
87 | Symmetric Multiprocessing |
---|
88 | ========================= |
---|
89 | |
---|
90 | SMP is not supported. |
---|